# Low Dropout Regulator, Wide Input Voltage, Low Iq, 300 mA

# **NCP718**

The NCP718 is 300 mA LDO Linear Voltage Regulator. It is a very stable and accurate device with ultra–low quiescent current consumption (typ. 4  $\mu$ A over the full temperature range) and a wide input voltage range (up to 24 V). The regulator incorporates several protection features such as Thermal Shutdown and Current Limiting.

#### Features

- Operating Input Voltage Range: 2.5 V to 24 V
- Fixed Voltage Options Available: 1.2 V to 5 V (upon request)
- Adjustable Voltage Option from 1.2 V to 5 V
- Ultra-Low Quiescent Current: typ. 4 µA over Temperature
- ±2% Accuracy Over Full Load, Line and Temperature Variations
- PSRR: 60 dB at 1 kHz
- Noise: typ. 36 μV<sub>RMS</sub> from 100 Hz to 100 kHz
- Stable with Small 1 µF Ceramic Capacitor
- Soft-start to Reduce Inrush Current and Overshoots
- Thermal Shutdown and Current Limit Protection
- SOA Limiting for High Vin / High Iout Static / Dynamic
- Active Discharge Option Available (upon request)
- Available in TSOT-23-5 and WDFN6 2x2 mm Packages
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

## **Typical Applications**

- Wireless Chargers
- Portable Equipment
- Communication Systems




Figure 1. Typical Application Schematic



# ON Semiconductor®

www.onsemi.com

#### MARKING DIAGRAMS



WDFN6 MT SUFFIX CASE 511BR



XX = Specific Device CodeM = Date Code



TSOT-23-5 SN SUFFIX CASE 419AE



XX = Specific Device Code


M = Date Code\*


= Pb-Free Package

(Note: Microdot may be in either location)

\*Date Code orientation and/or position may vary depending upon manufacturing location.

#### **PIN CONNECTIONS**





#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.




Figure 2. Simplified Block Diagram

**Table 1. PIN FUNCTION DESCRIPTION** 

Pin No. (WDFN6)	Pin No. (TSOT-23-5)	Pin Name	Description
6	1	IN	Input pin. A small capacitor is needed from this pin to ground to assure stability.
3, EXP	2	GND	Power supply ground.
4	3	EN	Enable pin. Driving this pin high turns on the regulator. Driving EN pin low puts the regulator into shutdown mode.
2	4	NC / ADJ	Fixed Version: No connection. This pin can be tied to ground to improve thermal dissipation or left disconnected.  Adjustable Version: Feedback pin for set–up output voltage. Use resistor divider for voltage selection.
1	5	OUT	Regulated output voltage pin. A small 1 $\mu\text{F}$ ceramic capacitor is needed from this pin to ground to assure stability.
5	-	N/C	No connection. This pin can be tied to ground to improve thermal dissipation or left disconnected.

# **Table 2. ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Input Voltage (Note 1)	V <sub>IN</sub>	-0.3 to 24	V
Enable Voltage	V <sub>EN</sub>	-0.3 to V <sub>IN+0.3</sub>	V
Output Voltage	V <sub>OUT</sub>	-0.3 to V <sub>IN+0.3</sub> (max. 6)	V
Output Short Circuit Duration	t <sub>SC</sub>	Indefinite	s
Maximum Junction Temperature	$T_{J(MAX)}$	150	°C
Storage Temperature	T <sub>STG</sub>	-55 to 150	°C
ESD Capability, Human Body Model (Note 2)	ESD <sub>HBM</sub>	2000	V
ESD Capability, Charged Device Model (Note 2)	ESD <sub>CDM</sub>	1000	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Refer to ELECTRICAL CHĂRACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.
- ${\bf 2.} \ \ {\bf This\ device\ series\ incorporates\ ESD\ protection\ and\ is\ tested\ by\ the\ following\ methods:$ 
  - ESD Human Body Model tested per AEC-Q100-002 (EIA/JÉSD22-A114)
  - ESD Charged Device Model tested per EIA/JESD22-C101, Field Induced Charge Model.
  - Latch up Current Maximum Rating tested per JEDEC standard: JESD78. Latch-up is not guaranteed on ENABLE pin.

## **Table 3. THERMAL CHARACTERISTICS**

Rating	Symbol	Value	Unit
Thermal Characteristics, WDFN6, 2 mm x 2 mm Thermal Resistance, Junction-to-Air	$R_{\theta JA}$	65	°C/W
Thermal Characteristics, TSOT-23-5 Thermal Resistance, Junction-to-Air	$R_{ heta JA}$	235	°C/W

Table 4. ELECTRICAL CHARACTERISTICS -40°C  $\leq$  T<sub>J</sub>  $\leq$  125°C; V<sub>IN</sub> = 2.5 V or (V<sub>OUT</sub> + 1.0 V), whatever is greater; I<sub>OUT</sub> = 1 mA,  $C_{IN} = C_{OUT} = 1 \mu F$ , unless otherwise noted. Typical values are at  $T_J = +25^{\circ}C$ . (Note 3)

Parameter	Parameter Test Conditions		Symbol	Min	Тур	Max	Unit
Operating Input Voltage			V <sub>IN</sub>	2.5		24	V
Output Voltage Accuracy	$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C},$	V <sub>OUT</sub> < 1.8 V	V <sub>OUT</sub>	-3%		+3%	V
(fixed versions)	V <sub>OUT</sub> + 1 V < V <sub>IN</sub> < 16 V, 0.1 mA < I <sub>OUT</sub> < 300 mA (Note 5)	V <sub>OUT</sub> ≥ 1.8 V		-2%		+2%	
Reference Voltage	$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$ $\text{V}_{\text{OUT}} + 1 \text{ V} < \text{V}_{\text{IN}} < 10^{\circ}$	, 6 V	$V_{ADJ}$		1.2		V
Reference Voltage Accuracy	-40°C ≤ T <sub>J</sub> ≤ 125°C V <sub>OUT</sub> + 1 V < V <sub>IN</sub> < 10	, 6 V	V <sub>OUT</sub>	-2%		+2%	V
Line Regulation	V <sub>OUT</sub> + 1 V ≤ V <sub>IN</sub> ≤ 16 V, lou	ıt = 1 mA	Reg <sub>LINE</sub>		10		mV
Load Regulation	$I_{OUT} = 0.1 \text{ mA to } 300 \text{ m}$	mA	Reg <sub>LOAD</sub>		10		mV
Dropout Voltage	$V_{DO} = V_{IN} - (V_{OUT(NOM)} - 3\%),$ $I_{OUT} = 300 \text{ mA (Note 4)}$	2.1 V – 2.4 V	$V_{DO}$		480		mV
(Package TSOT-23-5)	$I_{OUT} = 300 \text{ mA (Note 4)}$	2.5 V – 2.7 V			320	490	
		2.8 V – 3.2 V			295	465	
		3.3 V – 4.9 V			275	440	
		5 V			250	380	
Dropout Voltage	$V_{DO} = V_{IN} - (V_{OUT(NOM)} - 3\%),$ $I_{OUT} = 300 \text{ mA (Note 4)}$	2.1 V – 2.4 V	$V_{DO}$		490		mV
(Package WDFN6)	I <sub>OUT</sub> = 300 mA (Note 4)	2.5 V – 2.7 V			335	505	
		2.8 V – 3.2 V			305	475	
		3.3 V – 4.9 V			285	450	
		5 V			260	395	
Maximum Output Current	V <sub>IN</sub> = V <sub>OUT</sub> + 1 V (Note 5)		I <sub>LIM</sub>	300		800	mA
Disable Current	V <sub>EN</sub> = 0 V, V <sub>IN</sub> = 5 V		I <sub>DIS</sub>		0.1	1.0	μΑ
Quiescent Current	$I_{OUT} = 0 \text{ mA}, -40^{\circ}\text{C} \le T_{J} \le$	125°C	IQ		4.0	8.0	μΑ
Ground current	I <sub>OUT</sub> = 10 mA	I <sub>GND</sub>		50		μΑ	
	I <sub>OUT</sub> = 300 mA			300			
Power Supply Rejection Ratio	$V_{IN} = 3.5 \text{ V} + 100 \text{ mVpp}$		PSRR		60		dB
Output Noise Voltage	V <sub>OUT</sub> = 1.2 V, I <sub>OUT</sub> = 10 f = 100 Hz to 100 kH	) mA z	V <sub>N</sub>		36		$\mu V_{rms}$
Enable Input Threshold Voltage	Voltage increasing	V <sub>EN_HI</sub>	1.2	-	-	V	
	Voltage decreasing	V <sub>EN_LO</sub>	-	-	0.4		
ADJ Pin Current	V <sub>IN</sub> = V <sub>OUT</sub> + 1 V		I <sub>ADJ</sub>		0.1	1.0	μΑ
EN Pin Current	V <sub>EN</sub> = 5.5 V		I <sub>EN</sub>		100		nA
Active Output Discharge Resistance	V <sub>IN</sub> = 5.5 V, V <sub>EN</sub> = 0 V		Rdis		100		Ω
Thermal Shutdown Temperature (Note 6)	Temperature increasing from T <sub>J</sub> = +25°C		T <sub>SD</sub>		165		°C
Thermal Shutdown Hysteresis (Note 6)	Temperature falling from T <sub>SD</sub>		T <sub>SDH</sub>	-	25	-	°C

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product

performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Performance guaranteed over the indicated operating temperature range by design and/or characterization production tested at  $T_J = T_A = T_A$ 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

<sup>4.</sup> Voltage dropout for voltage variants below 2.1 V is given by minimum input voltage 2.5 V.

<sup>5.</sup> Respect SOA

<sup>6.</sup> Guaranteed by design and characterization.

#### **TYPICAL CHARACTERISTICS**




Figure 3. Output Voltage vs. Temperature –  $V_{OUT}$  = 1.2 V




Figure 4. Quiescent Current vs. Input Voltage




Figure 5. Disable Current vs. Temperature




Figure 6. Current to Enable Pin vs. Temperature




Figure 7. Ground Current vs. Output Current –  $V_{OUT} = 1.2 \text{ V}$ 




Figure 8. Short Circuit Current vs.
Temperature

#### **TYPICAL CHARACTERISTICS**




Figure 9. SOA Current Limit vs. Differential Voltage




Figure 10. Dropout Voltage vs. Output Current
- V<sub>OUT</sub> = 2.5 V




Figure 11. Power Supply Rejection Ratio vs. Current,  $V_{IN}$  = 3.5 V,  $C_{OUT}$  = 1  $\mu F$ 




Figure 12. Power Supply Rejection Ratio vs. Current,  $V_{IN}$  = 12 V,  $C_{OUT}$  = 1  $\mu F$ 




Figure 13. Output Voltage Noise Spectral Density for  $V_{OUT}$  = 1.2 V,  $I_{OUT}$  = 10 mA,  $C_{OUT}$  = 1  $\mu F$ 




Figure 14. Output Voltage Noise Spectral Density for  $V_{OUT}$  = 1.8 V,  $I_{OUT}$  = 10 mA,  $C_{OUT}$  = 1  $\mu F$ 

#### APPLICATIONS INFORMATION

The NCP718 is the member of new family of Wide Input Voltage Range Low Dropout Regulators which delivers Ultra Low Ground Current consumption, Good Noise and Power Supply Rejection Ratio Performance. The NCP718 incorporates EN pin and soft–start feature for simple controlling by microprocessor or logic.

#### Input Decoupling (CIN)

It is recommended to connect at least 1  $\mu F$  ceramic X5R or X7R capacitor between IN and GND pin of the device. This capacitor will provide a low impedance path for any unwanted AC signals or noise superimposed onto constant input voltage. The good input capacitor will limit the influence of input trace inductances and source resistance during sudden load current changes.

Higher capacitance and lower ESR capacitors will improve the overall line transient response.

### Output Decoupling (COUT)

The NCP718 does not require a minimum Equivalent Series Resistance (ESR) for the output capacitor. The device is designed to be stable with standard ceramics capacitors with values of 1  $\mu$ F or greater. The X5R and X7R types have the lowest capacitance variations over temperature thus they are recommended.

#### **Power Dissipation and Heat Sinking**

The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and the ambient temperature affect the rate of junction temperature rise for the part. For reliable operation junction temperature should be limited to +125°C.

The maximum power dissipation the NCP718 can handle is given by:

$$P_{D(MAX)} = \frac{\left[T_{J(MAX)} - T_{A}\right]}{R_{\theta,JA}}$$
 (eq. 1)

The power dissipated by the NCP718 for given application conditions can be calculated from the following equations:

$$P_D \approx V_{IN}(I_{GND}(I_{OUT})) + I_{OUT}(V_{IN} - V_{OUT})$$
 (eq. 2)

OI

$$V_{IN(MAX)} \approx \frac{P_{D(MAX)} + (V_{OUT} \times I_{OUT})}{I_{OUT} + I_{GND}}$$
 (eq. 3)

#### Hints

VIN and GND printed circuit board traces should be as wide as possible. When the impedance of these traces is high, there is a chance to pick up noise or cause the regulator to malfunction. Place external components, especially the output capacitor, as close as possible to the NCP718, and make traces as short as possible.

#### **ADJUSTABLE VERSION**

The output voltage can be set by using a resistor divider as shown in Figure 15 with a range of 1.2 V to 5 V. The appropriate resistor divider can be found by solving the equation below, while  $V_{REF} = 1.2 \text{ V}$ 

$$V_{OUT} = V_{REF} \cdot \frac{(R1 + R2)}{R1} = V_{REF} \cdot (1 + \frac{R2}{R1})$$
 (eq. 4)

Value of R1 and R2 is recommended to keep below  $100~k\Omega$  for R1 and below 1  $M\Omega$  for R2 to avoid influence of current  $I_{ADJ}$  variation over temperature range.




Figure 15. Adjustable Version Connection Schematic

Please note that output noise is amplified by  $V_{OUT} \, / \, V_{ADJ}$  ratio. For simplified calculation, output noise is equal to

 $30\,\mu V_{RMS}$  \*  $V_{OUT}.$  Do not operate the device at output voltage about 5.2 V, as device can be damaged.

# ORDERING INFORMATION

Device Part No.	Voltage Option	Marking	Option	Package	Shipping <sup>†</sup>
NCP718AMTADJTBG	Adj.	GA			
NCP718AMT120TBG	1.2 V	GN			
NCP718AMT180TBG	1.8 V	GP			
NCP718AMT250TBG	2.5 V	GD	With Active Output Discharge		
NCP718AMT300TBG	3.0 V	GQ	2.00.1.0.90		
NCP718AMT330TBG	3.3 V	GR		WDFN6	2000 / Tarris & Dayl
NCP718AMT500TBG	5.0 V	GM		(Pb-Free)	3000 / Tape & Reel
NCP718BMTADJTBG	Adj.	GC		]	
NCP718BMT180TBG	1.8 V	GU			
NCP718BMT300TBG	3.0 V	GV	Without Active Output Discharge		
NCP718BMT330TBG	3.3 V	GW			
NCP718BMT500TBG	5.0 V	GE			
NCP718ASNADJT1G	Adj.	GAA			
NCP718ASN120T1G	1.2 V	GAE			
NCP718ASN150T1G	1.5 V	GAF			
NCP718ASN180T1G	1.8 V	GAD	With Active Output		
NCP718ASN250T1G	2.5 V	GAG	Discharge		
NCP718ASN300T1G	3.0 V	GAH			
NCP718ASN330T1G	3.3 V	GAJ			
NCP718ASN500T1G	5.0 V	GAK		TSOT-23-5	2000 / Tara & Dani
NCP718BSNADJT1G	Adj.	GAC		(Pb-Free)	3000 / Tape & Reel
NCP718BSN120T1G	1.2 V	GCA			
NCP718BSN150T1G	1.5 V	GCC			
NCP718BSN180T1G	1.8 V	GCD	Without Active Output		
NCP718BSN250T1G	2.5 V	GCF	Discharge		
NCP718BSN300T1G	3.0 V	GCG			
NCP718BSN330T1G	3.3 V	GCH			
NCP718BSN500T1G	5.0 V	GCE			

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




TSOT-23, 5 LEAD CASE 419AE-01 ISSUE O

SYMBOL

**DATE 19 DEC 2008** 

MAX




Α			1.00		
A1	0.01	0.05	0.10		
A2	0.80	0.87	0.90		
b	0.30		0.45		
С	0.12	0.15	0.20		
D		2.90 BSC			
Е	2.80 BSC				
E1	1.60 BSC				
е	0.95 TYP				
L	0.30 0.40 0.50				
L1	0.60 REF				
L2	0.25 BSC				
θ	0°		8°		


MIN

NOM





SIDE VIEW



**END VIEW** 

#### Notes:

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MO-193.

DOCUMENT NUMBER:	98AON34392E	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	TSOT-23, 5 LEAD		PAGE 1 OF 1		

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.





PIN 1

REFERENCE


# WDFN6 2x2, 0.65P

CASE 511BR **ISSUE C** 


**DATE 01 DEC 2021** 

#### NOTES:

- DIMENSION AND TOLERANCING PER ASME Y14.5, 2009. 1.
- CONTROLLING DIMENSION: MILLIMETERS
- DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM THE TERMINAL TIP.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.



В





ALTERNATE CONSTRUCTION

В


DIM MIN. NDM. MAX. 0.70 0.75 0.80 0.00 0.05 A1 0.20 REF ΑЗ 0.30 0.25 0.35 b D 1.90 2.00 2.10 1.50 1.60 1.70 D2 1.90 2.00 2.10 Ε 0.90 1.00 1.10 E2 0.65 BSC e 0.20 REF Κ 0.20 0.30 0.40 L 0.15

MILLIMETERS





ALTERNATE A-1 ALTERNATE A-2 DETAIL Α ALTERNATE CONSTRUCTIONS



#### RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# **GENERIC MARKING DIAGRAM\***

BOTTOM VIEW



XX = Specific Device Code = Date Code

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON55829E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	WDFN6 2X2, 0.65P		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative