











LM75B, LM75C

SNIS153D - JULY 2009-REVISED OCTOBER 2015

# LM75x Digital Temperature Sensor and Thermal Watchdog With Two-Wire Interface

### **Features**

- No External Components Required
- Shutdown Mode to Minimize Power Consumption
- Up to Eight LM75s Can be Connected to a Single
- Power Up Defaults Permit Stand-alone Operation as Thermostat
- UL Recognized Component (LM75B and LM75C)
- **Key Specifications:** 
  - Supply Voltage
    - LM75B, LM75C: 3 V to 5.5 V
  - Supply Current
    - Operating: 280 μA (typical)
    - Shutdown: 4 μA (typical)
  - Temperature Accuracy
    - − 25°C to 100°C: ±2°C (maximum)
    - -55°C to 125°C: ±3°C (maximum)

## 2 Applications

- General System Thermal Management
- Communications Infrastructure
- **Electronic Test Equipment**
- **Environmental Monitoring**

## 3 Description

The LM75B and LM75C are industry-standard digital temperature sensors with an integrated Sigma-Delta analog-to-digital converter and I<sup>2</sup>C interface. The LM75 provides 9-bit digital temperature readings with an accuracy of ±2°C from -25°C to 100°C and ±3°C over -55°C to 125°C.

Communication is accomplished over a 2-wire interface which operates up to 400kHz. The LM75 has three address pins, allowing up to eight LM75 devices to operate on the same 2-wire bus. The LM75 has a dedicated over-temperature output (O.S.) with programmable limit and hystersis. This output has programmable fault tolerance, which allows the user to define the number of consecutive error conditions that must occur before O.S. is activated.


The wide temperature and supply range and I<sup>2</sup>C interface make the LM75 ideal for a number of applications including base stations, electronic test equipment, office electronics, personal computers, and any other system where thermal management is critical to performance. The LM75B and LM75C are available in an SOIC package or VSSOP package.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LMZED	SOIC (8)	4.90 mm x 3.91 mm
LM75B	VSSOP (8)	3.00 mm x 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

### Typical Application





## **Table of Contents**

1	Features 1	7.4 Device Functional Modes	13
2	Applications 1	7.5 Programming	
3	Description 1	7.6 Register Maps	
4	Revision History	8 Application and Implementation	18
5	Pin Configuration and Functions	8.1 Application Information	18
6	Specifications	8.2 Typical Application	18
U	6.1 Absolute Maximum Ratings	8.3 System Examples	19
	6.2 ESD Ratings	9 Power Supply Recommendations	21
	6.3 Recommended Operating Conditions	10 Layout	21
	6.4 Thermal Information	10.1 Layout Guidelines	
	6.5 Temperature-to-Digital Converter Characteristics 5	10.2 Layout Example	
	6.6 Digital DC Characteristics	11 Device and Documentation Support	23
	6.7 I <sup>2</sup> C Digital Switching Characteristics	11.1 Related Links	
	6.8 Typical Characteristics	11.2 Community Resources	23
7	Detailed Description	11.3 Trademarks	
•	7.1 Overview	11.4 Electrostatic Discharge Caution	23
	7.2 Functional Block Diagram	11.5 Glossary	
	7.3 Feature Description	12 Mechanical, Packaging, and Orderable Information	

## 4 Revision History


CI	nanges from Revision C (January 2015) to Revision D	Page
•	Updated Thermal Information table.	4
•	Corrected UNIT error in PC Digital Switching Characteristics table	7
•	Added Community Resources section.	23
CI	nanges from Revision B (March 2013) to Revision C	Page
•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	
CI	nanges from Revision A (March 2013) to Revision B	Page
•	Changed layout of National Data Sheet to TI format	20

Submit Documentation Feedback

Copyright © 2009–2015, Texas Instruments Incorporated



## 5 Pin Configuration and Functions



#### **Pin Functions**

PIN		DESCRIPTION	TYPICAL CONNECTION						
NO.	NAME	DESCRIPTION	TYPICAL CONNECTION						
1	SDA	I <sup>2</sup> C Serial Bi-Directional Data Line. Open Drain.	From Controller, tied to a pullup resistor or current source						
2	SCL	I <sup>2</sup> C Clock Input	From Controller, tied to a pullup resistor or current source						
3	O.S.	Over temperature Shutdown. Open Drain Output	Pullup Resistor, Controller Interrupt Line						
4	GND	Power Supply Ground	Ground						
5	A2								
6	A1	User-Set I <sup>2</sup> C Address Inputs	Ground (Low, 0) or +V <sub>S</sub> (High, 1)						
7	A0								
8	+V <sub>S</sub>	Positive Supply Voltage Input	DC Voltage from 3 V to 5.5 V; 100-nF bypass capacitor with 10-µF bulk capacitance in the near vicinity						

## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
Supply Voltage Pin (+V <sub>S</sub> )	-0.3	6.5	V
Voltage at A0, A1and A2 Pins	-0.3	$(+V_S + 0.3)$ and must be $\leq 6.5$	V
Voltage at O.S., SCL and SDA Pins	-0.3	6.5	V
Input Current at any Pin <sup>(2)</sup>		5	mA
Package Input Current <sup>(2)</sup>		20	mA
O.S. Output Sink Current		10	mA
Storage temperature, T <sub>stg</sub>	-65	150	°C

<sup>(1)</sup> Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions.

<sup>(2)</sup> When the input voltage (V<sub>I</sub>) at any pin exceeds the power supplies (V<sub>I</sub> < GND or V<sub>I</sub> > +V<sub>S</sub>) the current at that pin should be limited to 5 mA. The 20-mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 5 mA to four.



## 6.2 ESD Ratings

			VALUE	UNIT				
LM75B	LM75B							
V	Electrostatic discharge <sup>(1)</sup>	Human-body model (HBM)	±2500	\ /				
V <sub>(ESD)</sub>		Machine model	±250	V				
LM75C								
V	Electrostatic discharge <sup>(1)</sup>	Human-body model (HBM)	±1500	V				
$V_{(ESD)}$		Machine Model	±100	V				

<sup>(1)</sup> Human body model, 100 pF discharged through a 1.5 kΩ resistor. Machine model, 200 pF discharged directly into each pin. The Charged Device Model (CDM) is a specified circuit characterizing an ESD event that occurs when a device acquires charge through some triboelectric (frictional) or electrostatic induction processes and then abruptly touches a grounded object or surface.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1)(2)

	MIN	MAX	UNIT
Specified Temperature Range	T <sub>MIN</sub>	$T_{MAX}$	
Specified Temperature Kange	-55	125	°C
Supply Voltage Range (+V <sub>S</sub> ) LM75B, LM75C	3	5.5	V

- (1) Soldering process must comply with Texas Instruments Incorporated Reflow Temperature Profile specifications. Refer to
- (2) Reflow temperature profiles are different for lead-free and non-lead-free packages.

### 6.4 Thermal Information

		LN	LM75B		
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	DGK (VSSOP)	UNIT	
		8 PINS	8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	115.2	158.7	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	62.2	52.3	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	56.4	78.8	°C/W	
ΨЈТ	Junction-to-top characterization parameter	10.2	5.3	°C/W	
ΨЈВ	Junction-to-board characterization parameter	55.8	77.5	°C/W	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W	

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



## 6.5 Temperature-to-Digital Converter Characteristics

Unless otherwise noted, these specifications apply for:  $+V_S = 5$  Vdc for LM75BIM-5, LM75BIMM-5, LM75CIM-5, and LM75CIMM-5; and  $+V_S = 3.3$  Vdc for LM75BIM-3, LM75BIMM-3, LM75CIM-3, and LM75CIMM-3<sup>(1)</sup>.  $T_A = T_J = 25$ °C, unless otherwise noted. (2)

PARAMETER		TEST CONDITIONS	MIN <sup>(3)</sup>	TYP <sup>(4)</sup>	MAX <sup>(3)</sup>	UNIT
Accuracy		$T_A = -25$ °C to 100°C	-2	2		°C
Accuracy		$T_A = -55$ °C to 125°C	-3		3	·C
Resolution	Resolution			9		Bits
Temperature Conversion Time	)	See <sup>(5)</sup>		100		
		See $^{(5)}$ , $-55^{\circ}$ C $\leq T_{A} \leq 125^{\circ}$ C			300	ms
		I <sup>2</sup> C Inactive		0.25		A
	LM75B	$I^2$ C Inactive, −55°C ≤ $T_A$ ≤ 125°C			0.5	mA
	LIVI75B	Shutdown Mode, +V <sub>S</sub> = 3 V		4		
Outroped Comment		Shutdown Mode, +V <sub>S</sub> = 5 V		6		μΑ
Quiescent Current	LM75C	I <sup>2</sup> C Inactive		0.25		A
		$I^2$ C Inactive, −55°C ≤ $T_A$ ≤ 125°C			1	mA
		Shutdown Mode, $+V_S = 3 V$		4		
		Shutdown Mode, $+V_S = 5 \text{ V}$	6			μΑ
O.S. Output Saturation Voltage		$I_{OUT} = 4.0 \text{ mA}, -55^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$			0.8	V
O.S. Delay		See <sup>(6)</sup> , –55°C ≤ T <sub>A</sub> ≤ 125°C	1		6	Conversions
T <sub>OS</sub> Default Temperature		See (7)		80		°C
T <sub>HYST</sub> Default Temperature		See · /		75		C

- (1) All part numbers of the LM75 will operate properly over the +V<sub>S</sub> supply voltage range of 3 V to 5.5 V. The devices are tested and specified for rated accuracy at their nominal supply voltage. Accuracy will typically degrade 1°C/V of variation in +V<sub>S</sub> as it varies from the nominal value.
- (2) For best accuracy, minimize output loading. Higher sink currents can affect sensor accuracy with internal heating. This can cause an error of 0.64°C at full rated sink current and saturation voltage based on junction-to-ambient thermal resistance.
- (3) Limits are specified to AOQL (Average Outgoing Quality Level).
- (4) Typicals are at T<sub>A</sub> = 25°C and represent most likely parametric norm.
- (5) The conversion-time specification is provided to indicate how often the temperature data is updated. The LM75 can be accessed at any time and reading the Temperature Register will yield result from the last temperature conversion. When the LM75 is accessed, the conversion that is in process will be interrupted and it will be restarted after the end of the communication. Accessing the LM75 continuously without waiting at least one conversion time between communications will prevent the device from updating the Temperature Register with a new temperature conversion result. Consequently, the LM75 should not be accessed continuously with a wait time of less than 300 ms.
- (6) O.S. Delay is user programmable up to 6 "over limit" conversions before O.S. is set to minimize false tripping in noisy environments.
- (7) Default values set at power up.

### 6.6 Digital DC Characteristics

Unless otherwise noted, these specifications apply for  $+V_S = 5$  Vdc for LM75BIM-5, LM75BIMM-5, LM75CIM-5, and LM75CIMM-5; and  $+V_S = 3.3$  Vdc for LM75BIM-3, LM75BIMM-3, LM75CIM-3, and LM75CIMM-3<sup>(1)</sup>.  $T_A = T_J = 25$ °C, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
$V_{IN(1)}$	Logical "1" Input Voltage	-55°C ≤ T <sub>A</sub> ≤ 125°C	$+V_S \times 0.7$		$+V_S + 0.3$	V
$V_{IN(0)}$	Logical "0" Input Voltage	-55°C ≤ T <sub>A</sub> ≤ 125°C	-0.3		+V <sub>S</sub> × 0.3	V
I <sub>IN(1)</sub>	Logical "1" Input Current	$V_{IN} = +V_{S}$		0.005		
		$V_{IN} = +V_S, -55^{\circ}C \le T_A \le 125^{\circ}C$			1	μΑ
I <sub>IN(0)</sub>	Logical "0" Input Current	V <sub>IN</sub> = 0 V		-0.005		
		$V_{IN} = 0 \text{ V}, -55^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$			-1	μΑ

- (1) All part numbers of the LM75 will operate properly over the +V<sub>S</sub> supply voltage range of 3 V to 5.5 V. The devices are tested and specified for rated accuracy at their nominal supply voltage. Accuracy will typically degrade 1°C/V of variation in +V<sub>S</sub> as it varies from the nominal value
- 2) Limits are specified to AOQL (Average Outgoing Quality Level).
- (3) Typicals are at  $T_A = 25^{\circ}$ C and represent most likely parametric norm.



## **Digital DC Characteristics (continued)**

Unless otherwise noted, these specifications apply for  $+V_S = 5$  Vdc for LM75BIM-5, LM75BIMM-5, LM75CIM-5, and LM75CIMM-5; and  $+V_S = 3.3$  Vdc for LM75BIM-3, LM75BIMM-3, LM75CIM-3, and LM75CIMM-3<sup>(1)</sup>.  $T_A = T_J = 25^{\circ}$ C, unless otherwise noted.

	PARAMETER		TEST CONDITIONS	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
C <sub>IN</sub>	All Digital Inputs				5		pF
	High Level Output Current	LM75B	V <sub>OH</sub> = 5 V, −55°C ≤ T <sub>A</sub> ≤ 125°C			10	μΑ
ІОН		LM75C	V <sub>OH</sub> = 5 V, −55°C ≤ T <sub>A</sub> ≤ 125°C			100	μΑ
V <sub>OL</sub>			$I_{OL} = 3 \text{ mA}, -55^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$			0.4	V
t <sub>OF</sub>			$C_L = 400 \text{ pF } I_O = 3 \text{ mA},$ -55°C \le T <sub>A</sub> \le 125°C			250	ns

Submit Documentation Feedback



## 6.7 I<sup>2</sup>C Digital Switching Characteristics

Unless otherwise noted, these specifications apply for  $V_S = 5$  Vdc for LM75BIM-5, LM75BIMM-5, LM75CIM-5, and LM75CIMM-5; and + $V_S = 3.3$  Vdc for LM75BIM-3, LM75BIMM-3, LM75CIM-3, and LM75CIMM-3,  $C_L$  (load capacitance) on output lines = 80 pF unless otherwise specified.  $T_A = T_J = 25$ °C, unless otherwise noted.

	PARAMETER		TEST CONDITIONS	MIN <sup>(1)(2)</sup> TY	$P^{(3)}$ MAX $^{(1)(2)}$	UNIT
t <sub>1</sub>	SCL (Clock) Period, See Figure 1	–55°C ≤ T <sub>A</sub> ≤ 125°C	2.5		μs	
$t_2$	Data in Set-Up Time to SCL High, See Figure 1		–55°C ≤ T <sub>A</sub> ≤ 125°C	100		ns
$t_3$	Data Out Stable after SCL Low, See Figure 1	–55°C ≤ T <sub>A</sub> ≤ 125°C	0		ns	
t <sub>4</sub>	SDA Low Set-Up Time to SCL Low (Start Cond See Figure 1	–55°C ≤ T <sub>A</sub> ≤ 125°C	100		ns	
t <sub>5</sub>	SDA High Hold Time after SCL High (Stop Con See Figure 1	–55°C ≤ T <sub>A</sub> ≤ 125°C	100		ns	
		LM75B	–55°C ≤ T <sub>A</sub> ≤ 125°C	75	325	ms
t <sub>TIMEOUT</sub>	SDA Time Low for Reset of Serial Interface (4)				Not Applicable	

- (1) Limits are specified to AOQL (Average Outgoing Quality Level).
- (2) Timing specifications are tested at the bus input logic levels (Vin(0)=0.3xVA for a falling edge and Vin(1)=0.7xVA for a rising edge) when the SCL and SDA edge rates are similar.
- (3) Typicals are at  $T_A = 25^{\circ}$ C and represent most likely parametric norm.
- (4) Holding the SDA line low for a time greater than t<sub>TIMEOUT</sub> will cause the LM75B to reset SDA to the IDLE state of the serial bus communication (SDA set High).




Figure 1. Timing Diagram





Figure 2. Temperature-to-Digital Transfer Function (Non-Linear Scale for Clarity)





LM75C  $\theta_{JA}$  (thermal resistance, junction-to-ambient) when attached to a printed circuit board with 2 oz. foil similar to the one shown. Summarized below:


Device Number	Package Number	Thermal Resistance (θ <sub>JA</sub> )
LM75BIM-3, LM75BIM-5, LM75CIM-3, LM75CIM-5	D (R-PDSO-G8)	200°C/W
LM75BIMM-3, LM75BIMM-5, LM75CIMM-3, LM75CIMM-5	DGK (S-PDSO-G8)	250°C/W

Figure 3. Printed Circuit Board Used for Thermal Resistance Specifications


Submit Documentation Feedback


Copyright © 2009–2015, Texas Instruments Incorporated






(a) Typical 2-Byte Read From Preset Pointer Location Such as Temp,  $T_{OS}$ ,  $T_{HYST}$ 






(b) Typical Pointer Set Followed by Immediate Read for 2-Byte Register such as Temp,  $T_{OS}$ ,  $T_{HYST}$ 




(c) Typical 1-Byte Read From Configuration Register With Preset Pointer

Figure 4. I<sup>2</sup>C Timing Diagrams





(a) Typical Pointer Set Followed by Immediate Read from Configuration Register






Figure 5. I<sup>2</sup>C Timing Diagrams (Continued)


Product Folder Links: LM75B LM75C

Copyright © 2009–2015, Texas Instruments Incorporated

10



## 6.8 Typical Characteristics





## 7 Detailed Description


#### 7.1 Overview

The LM75 temperature sensor incorporates a band-gap type temperature sensor and 9-bit ADC (Sigma-Delta Analog-to-Digital Converter). The temperature data output of the LM75 is available at all times via the I<sup>2</sup>C bus. If a conversion is in progress, it will be stopped and restarted after the read. A digital comparator is also incorporated that compares a series of readings, the number of which is user-selectable, to user-programmable setpoint and hysteresis values. The comparator trips the O.S. output line, which is programmable for mode and polarity.

The LM75B contains all the functionality of the LM75C, plus two additional features:

- The LM75B has an integrated low-pass filter on both the SDA and the SCL line. These filters increase communications reliability in noisy environments.
- The LM75B also has a bus fault timeout feature. If the SDA line is held low for longer than t<sub>TIMEOUT</sub> (see FC Digital Switching Characteristics) the LM75B will reset to the IDLE state (SDA set to high impedance) and wait for a new start condition. The TIMEOUT feature is not functional in Shutdown Mode.

## 7.2 Functional Block Diagram



### 7.3 Feature Description

### 7.3.1 Digital Temperature Sensor

The LM75 is an industry-standard digital temperature sensor with an integrated Sigma-Delta analog-to-digital converter and I<sup>2</sup>C interface. The LM75 provides 9-bit digital temperature readings with an accuracy of ±2°C from –25°C to 100°C and ±3°C over –55°C to 125°C.

The LM75 operates with a single supply from 2.7 V to 5.5 V. Communication is accomplished over a 2-wire interface which operates up to 400kHz. The LM75 has three address pins, allowing up to eight LM75 devices to operate on the same 2-wire bus. The LM75 has a dedicated over-temperature output (O.S.) with programmable limit and hysteresis. This output has programmable fault tolerance, which allows the user to define the number of consecutive error conditions that must occur before O.S. is activated.



#### 7.4 Device Functional Modes

In Comparator mode the O.S. Output behaves like a thermostat. The output becomes active when temperature exceeds the  $T_{OS}$  limit, and leaves the active state when the temperature drops below the  $T_{HYST}$  limit. In this mode the O.S. output can be used to turn a cooling fan on, initiate an emergency system shutdown, or reduce system clock speed. Shutdown mode does not reset O.S. state in a comparator mode.

In Interrupt mode exceeding  $T_{OS}$  also makes O.S. active but O.S. will remain active indefinitely until reset by reading any register via the  $I^2C$  interface. Once O.S. has been activated by crossing  $T_{OS}$ , then reset, it can be activated again only by Temperature going below  $T_{HYST}$ . Again, it will remain active indefinitely until being reset by a read. Placing the LM75 in shutdown mode also resets the O.S. Output.

The LM75B always powers up in a known state. The power up default conditions are:

- 1. Comparator mode
- 2.  $T_{OS} = 80^{\circ}C$
- 3.  $T_{HYST} = 75^{\circ}C$
- 4. O.S. active low
- 5. Pointer = "00"

When the supply voltage is less than about 1.7V, the LM75 is considered powered down. As the supply voltage rises above the nominal 1.7V power up threshold, the internal registers are reset to the power up default values listed above.

If the LM75 is *not connected* to the  $I^2C$  bus on power up, it will act as a stand-alone thermostat with the power up default conditions listed above. It is optional, but recommended, to connect the address pins (A2, A1, A0) and the SCL and SDA pins together and to a 10k pull-up resistor to  $+V_S$  for better noise immunity. Any of these pins may also be tied high separately through a 10k pull-up resistor.

## 7.5 Programming


#### 7.5.1 I<sup>2</sup>C Bus Interface

The LM75 operates as a slave on the  $I^2C$  bus, so the SCL line is an input (no clock is generated by the LM75) and the SDA line is a bi-directional serial data path. According to  $I^2C$  bus specifications, the LM75 has a 7-bit slave address. The four most significant bits of the slave address are hard wired inside the LM75 and are "1001". The three least significant bits of the address are assigned to pins A2–A0, and are set by connecting these pins to ground for a low, (0); or to  $+V_S$  for a high, (1).

Therefore, the complete slave address is:

1	0	0	1	A2	A1	A0
MSB						LSB





These interrupt mode resets of O.S. occur only when LM75 is read or placed in shutdown. Otherwise, O.S. would remain active indefinitely for any event.

Figure 9. O.S. Output Temperature Response Diagram

#### 7.5.2 Temperature Data Format

Temperature data can be read from the Temperature,  $T_{OS}$  Set Point, and  $T_{HYST}$  Set Point registers; and written to the  $T_{OS}$  Set Point, and  $T_{HYST}$  Set Point registers. Temperature data is represented by a 9-bit, two's complement word with an LSB (Least Significant Bit) equal to 0.5°C:

Tommovatura	Digital Outp	ut		
Temperature	Binary	Hex		
125°C	0 1111 1010	0FAh		
25°C	0 0011 0010	032h		
0.5°C	0 0000 0001	001h		
0°C	0 0000 0000	000h		
−0.5°C	1 1111 1111	1FFh		
−25°C	1 1100 1110	1CEh		
−55°C	1 1001 0010	192h		

## 7.5.3 Shutdown Mode

Shutdown mode is enabled by setting the shutdown bit in the Configuration register via the I<sup>2</sup>C bus. Shutdown mode reduces power supply current significantly. See specified quiescent current specification in the *Temperature-to-Digital Converter Characteristics* table. In Interrupt mode O.S. is reset if previously set and is undefined in Comparator mode during shutdown. The I<sup>2</sup>C interface remains active. Activity on the clock and data lines of the I<sup>2</sup>C bus may slightly increase shutdown mode quiescent current. T<sub>OS</sub>, T<sub>HYST</sub>, and Configuration registers can be read from and written to in shutdown mode.

For the LM75B, the TIMEOUT feature is turned off in Shutdown Mode.

### 7.5.4 Fault Queue

A fault queue of up to 6 faults is provided to prevent false tripping of O.S. when the LM75 is used in noisy environments. The number of faults set in the queue must occur consecutively to set the O.S. output.

Submit Documentation Feedback

Copyright © 2009–2015, Texas Instruments Incorporated



#### 7.5.5 Comparator and Interrupt Mode

As indicated in the O.S. Output Temperature Response Diagram, Figure 9, the events that trigger O.S. are identical for either Comparator or Interrupt mode. The most important difference is that in Interrupt mode the O.S. will remain set indefinitely once it has been set. To reset O.S. while in Interrupt mode, perform a read from any register in the LM75.

#### 7.5.6 O.S. Output

The O.S. output is an open-drain output and does not have an internal pull-up. A "high" level will not be observed on this pin until pull-up current is provided from some external source, typically a pull-up resistor. Choice of resistor value depends on many system factors but, in general, the pull-up resistor should be as large as possible. This will minimize any errors due to internal heating of the LM75. The maximum resistance of the pull up, based on LM75 specification for High Level Output Current, to provide a 2V high level, is 30 k $\Omega$ .

### 7.5.7 O.S. Polarity

The O.S. output can be programmed via the configuration register to be either active low (default mode), or active high. In active low mode the O.S. output goes low when triggered exactly as shown on the O.S. Output Temperature Response Diagram, Figure 9. Active high simply inverts the polarity of the O.S. output.

#### 7.5.8 Internal Register Structure




Figure 10. Iternal Register Structure

There are four data registers in the LM75B and LM75C selected by the Pointer register. At power-up the Pointer is set to "000"; the location for the Temperature Register. The Pointer register latches whatever the last location it was set to. In Interrupt Mode, a read from the LM75, or placing the device in shutdown mode, resets the O.S. output. All registers are read and write, except the Temperature register which is a read only.

A write to the LM75 will always include the address byte and the Pointer byte. A write to the Configuration register requires one data byte, and the  $T_{OS}$  and  $T_{HYST}$  registers require two data bytes.

Reading the LM75 can take place either of two ways: If the location latched in the Pointer is correct (most of the time it is expected that the Pointer will point to the Temperature register because it will be the data most frequently read from the LM75), then the read can simply consist of an address byte, followed by retrieving the corresponding number of data bytes. If the Pointer needs to be set, then an address byte, pointer byte, repeat start, and another address byte will accomplish a read.

The first data byte is the most significant byte with most significant bit first, permitting only as much data as necessary to be read to determine temperature condition. For instance, if the first four bits of the temperature data indicates an overtemperature condition, the host processor could immediately take action to remedy the excessive temperatures. At the end of a read, the LM75 can accept either Acknowledge or No Acknowledge from the Master (No Acknowledge is typically used as a signal for the slave that the Master has read its last byte).

An inadvertent 8-bit read from a 16-bit register, with the D7 bit low, can cause the LM75 to stop in a state where the SDA line is held low as shown in Figure 11. This can prevent any further bus communication until at least 9 additional clock cycles have occurred. Alternatively, the master can issue clock cycles until SDA goes high, at which time issuing a "Stop" condition will reset the LM75.




Figure 11. Inadvertent 8-Bit Read from 16-Bit Register where D7 is Zero ("0")

## 7.6 Register Maps

## 7.6.1 Pointer Register (Selects Which Registers Will Be Read From or Written to):

<b>P</b> 7	P6	P5	P4	P3	P2	P1	P0			
0	0	0	0	0	Register Select					

### P0-P1: Register Select:

P2	P1	P0	Register
0	0	0	Temperature (Read only) (Power-up default)
0	0	1	Configuration (Read/Write)
0	1	0	T <sub>HYST</sub> (Read/Write)
0	1	1	T <sub>OS</sub> (Read/Write)

P3-P7: Must be kept zero.

#### 7.6.2 Temperature Register (Read Only):

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
MSB	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	LSB	Х	Х	Х	Х	Х	Χ	Х

D0–D6: Undefined. D7–D15: Temperature Data. One LSB = 0.5°C. Two's complement format.

#### 7.6.3 Configuration Register (Read/Write):

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	Fault (	Queue	O.S. Polarity	Cmp/Int	Shutdown

Power up default is with all bits "0" (zero).

D0: Shutdown: When set to 1 the LM75 goes to low power shutdown mode.

D1: Comparator/Interrupt mode: 0 is Comparator mode, 1 is Interrupt mode.

D2: O.S. Polarity: 0 is active low, 1 is active high. O.S. is an open-drain output under all conditions.

D3–D4: Fault Queue: Number of faults necessary to detect before setting O.S. output to avoid false tripping due to noise. Faults are determind at the end of a conversion. See specified temperature conversion time in the *Temperature-to-Digital Converter Characteristics* table.

D4	D3	Number of Faults					
0	0	1 (Power-up default)					
0	1	2					
1	0	4					

Product Folder Links: LM75B LM75C

Submit Documentation Feedback





D4	D3	Number of Faults
1	1	6

D5-D7: These bits are used for production testing and must be kept zero for normal operation.

## 7.6.4 T<sub>HYST</sub> and T<sub>OS</sub> Register (Read/Write):

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
MSB	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	LSB	Χ	Χ	Χ	Χ	Χ	Χ	X

D0–D6: Undefined 75°C

D7-D15:  $T_{HYST}$  Or  $T_{OS}$  Trip Temperature Data. Power up default is  $T_{OS}$  = 80°C,  $T_{HYST}$  =



## 8 Application and Implementation

#### **NOTE**


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The wide temperature and supply range and  $I^2C$  interface make the LM75 ideal for a number of applications including base stations, electronic test equipment, office electronics, personal computers, and any other system where thermal management is critical to performance.

## 8.2 Typical Application

#### 8.2.1 Simple Fan Controller, Interface Optional



When using the two-wire interface: program O.S. for active high and connect O.S. directly to Q2's gate.

Figure 12. Simple Fan Controller, Interface Optional

### 8.2.1.1 Design Requirements

The LM75 requires a positive supply voltage of 2.7 V to 5.5 V to be applied between +Vs and GND. For best results, bypass capacitors of 100 nF and 10  $\mu$ F are recommended. Pull-up resistors of 10 k $\Omega$  are required on SCL and SDA.

#### 8.2.1.2 Detailed Design Procedure

Accessing the conversion result of the LM75 consists of writing an address byte followed by retrieving the corresponding number of data bytes. The first data byte is the most significant byte with the most significant bit first, permitting only as much data as necessary to be read to determine temperature condition. For instance, if the first four bits of the temperature data indicates an overtemperature condition, the host processor could immediately take action to remedy the excessive temperatures. At the end of a read, the LM75 can accept either Acknowledge or No Acknowledge from the Master (No Acknowledge is typically used as a signal for the slave that the Master has read its last byte). Temperature data is two's complement format and one LSB is equivalent to 0.5°C.



## **Typical Application (continued)**

## 8.2.1.3 Application Curve




Figure 13. Temperature Accuracy

## 8.3 System Examples

## 8.3.1 Simple Thermostat, Interface Optional




Figure 14. Simple Thermostat, Interface Optional



## **System Examples (continued)**

## 8.3.2 Temperature Sensor with Loudmouth Alarm (Barking Watchdog)




Figure 15. Temperature Sensor with Loudmouth Alarm (Barking Watchdog)



## 9 Power Supply Recommendations

The LM75 is specified for operation from 2.7 V to 5.5 V. Place a 100-nF and 10-μF capacitor close to +Vs in order to reduce errors coupling in from noisy or high impedance supplies.

## 10 Layout

## 10.1 Layout Guidelines

To achieve the expected results when measuring temperature with an integrated circuit temperature sensor like the LM75, it is important to understand that the sensor measures its own die temperature. For the LM75, the best thermal path between the die and the outside world is through the LM75's pins. In the VSSOP package for the LM75B and LM75C, the GND pin is directly connected to the die, so the GND pin provides the best thermal path. If the other pins are at different temperatures (unlikely, but possible), they will affect the die temperature, but not as strongly as the GND pin. In the SOIC package, none of the pins is directly connected to the die, so they will all contribute similarly to the die temperature. Because the pins represent a good thermal path to the LM75 die, the LM75 will provide an accurate measurement of the temperature of the printed circuit board on which it is mounted. There is a less efficient thermal path between the plastic package and the LM75 die. If the ambient air temperature is significantly different from the printed circuit board temperature, it will have a small effect on the measured temperature.

In probe-type applications, the LM75 can be mounted inside a sealed-end metal tube, and can then be dipped into a bath or screwed into a threaded hole in a tank. As with any IC, the LM75 and accompanying wiring and circuits must be kept insulated and dry, to avoid leakage and corrosion. This is especially true if the circuit may operate at cold temperatures where condensation can occur. Printed-circuit coatings and varnishes such as Humiseal and epoxy paints or dips are often used to insure that moisture cannot corrode the LM75 or its connections.

#### 10.1.1 Digital Noise Issues

The LM75B features an integrated low-pass filter on both the SCL and the SDA digital lines to mitigate the effects of bus noise. Although this filtering makes the LM75B communication robust in noisy environments, good layout practices are always recommended. Minimize noise coupling by keeping digital traces away from switching power supplies. Also, ensure that digital lines containing high-speed data communications cross at right angles to the SDA and SCL lines.

Excessive noise coupling into the SDA and SCL lines on the LM75C-specifically noise with amplitude greater than 400 mV  $_{pp}$  (the LM75's typical hysteresis), overshoot greater than 300 mV above  $_{th}$ , and undershoot more than 300 mV below GND-may prevent successful serial communication with the LM75C. Serial bus no-acknowledge is the most common symptom, causing unnecessary traffic on the bus. The layout procedures mentioned above apply also to the LM75C. Although the serial bus maximum frequency of communication is only 400 kHz, care must be taken to ensure proper termination within a system with long printed circuit board traces or multiple parts on the bus. Resistance can be added in series with the SDA and SCL lines to further help filter noise and ringing. A 5 k $\Omega$  resistor should be placed in series with the SCL line, placed as close as possible to the SCL pin on the LM75C. This 5 k $\Omega$  resistor, with the 5 pF to 10 pF stray capacitance of the LM75 provides a 6 MHz to 12 MHz low pass filter, which is sufficient filtering in most cases.



## 10.2 Layout Example




Figure 16. Typical Layout



## 11 Device and Documentation Support

#### 11.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
LM75B	Click here	Click here	Click here	Click here	Click here	
LM75C	Click here	Click here	Click here	Click here	Click here	

### 11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 18-Dec-2021

### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM75BIM-3	NRND	SOIC	D	8	95	Non-RoHS & Green	Call TI	Level-1-235C-UNLIM	-55 to 125	LM75 BIM-3	
LM75BIM-3/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	LM75 BIM-3	Samples
LM75BIM-5	NRND	SOIC	D	8	95	Non-RoHS & Green	Call TI	Level-1-235C-UNLIM	-55 to 125	LM75 BIM-5	
LM75BIM-5/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	LM75 BIM-5	Samples
LM75BIMM-3	NRND	VSSOP	DGK	8	1000	Non-RoHS & Green	Call TI	Level-1-260C-UNLIM	-55 to 125	T01B	
LM75BIMM-3/NOPB	ACTIVE	VSSOP	DGK	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	T01B	Samples
LM75BIMM-5/NOPB	ACTIVE	VSSOP	DGK	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	T00B	Samples
LM75BIMMX-3/NOPB	ACTIVE	VSSOP	DGK	8	3500	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	T01B	Samples
LM75BIMMX-5/NOPB	ACTIVE	VSSOP	DGK	8	3500	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	T00B	Samples
LM75BIMX-3	NRND	SOIC	D	8	2500	Non-RoHS & Green	Call TI	Level-1-235C-UNLIM	-55 to 125	LM75 BIM-3	
LM75BIMX-3/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	LM75 BIM-3	Samples
LM75BIMX-5	NRND	SOIC	D	8	2500	Non-RoHS & Green	Call TI	Level-1-235C-UNLIM	-55 to 125	LM75 BIM-5	
LM75BIMX-5/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	LM75 BIM-5	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



## PACKAGE OPTION ADDENDUM

www.ti.com 18-Dec-2021

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 7-Oct-2022

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM75BIMM-3	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM75BIMM-3/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM75BIMM-5/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM75BIMMX-3/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM75BIMMX-5/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM75BIMX-3	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM75BIMX-3/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM75BIMX-5	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM75BIMX-5/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1



www.ti.com 7-Oct-2022



\*All dimensions are nominal

7 til dillici sions die nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM75BIMM-3	VSSOP	DGK	8	1000	208.0	191.0	35.0
LM75BIMM-3/NOPB	VSSOP	DGK	8	1000	208.0	191.0	35.0
LM75BIMM-5/NOPB	VSSOP	DGK	8	1000	208.0	191.0	35.0
LM75BIMMX-3/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LM75BIMMX-5/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LM75BIMX-3	SOIC	D	8	2500	367.0	367.0	35.0
LM75BIMX-3/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LM75BIMX-5	SOIC	D	8	2500	367.0	367.0	35.0
LM75BIMX-5/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 7-Oct-2022

## **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LM75BIM-3	D	SOIC	8	95	495	8	4064	3.05
LM75BIM-3	D	SOIC	8	95	495	8	4064	3.05
LM75BIM-3/NOPB	D	SOIC	8	95	495	8	4064	3.05
LM75BIM-5	D	SOIC	8	95	495	8	4064	3.05
LM75BIM-5	D	SOIC	8	95	495	8	4064	3.05
LM75BIM-5/NOPB	D	SOIC	8	95	495	8	4064	3.05



SMALL OUTLINE INTEGRATED CIRCUIT



## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# DGK (S-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

## PLASTIC SMALL OUTLINE PACKAGE



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated