











**SN74AVCH16T245** 

SCES587D - AUGUST 2004 - REVISED NOVEMBER 2015

# SN74AVCH16T245 16-Bit Dual-Supply Bus Transceiver with Configurable Level-Shifting / Voltage Translation and Tri-State Outputs

#### **Features**

- V<sub>CC</sub> Isolation Feature If Either V<sub>CC</sub> Input is at GND, Both Ports are in the High-Impedance State
- Control Inputs VIH/VII Levels Are Referenced to V<sub>CCA</sub> Voltage
- Overvoltage-Tolerant Inputs and Outputs Allow Mixed Voltage-Mode Data Communications
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.2 V to 3.6 V Power-Supply Range
- Ioff Supports Partial-Power-Down Mode Operation
- I/Os are 4.6 V Tolerant
- Bus Hold on Data Inputs Eliminates the Need for External Pullup and Pulldown Resistors
- Maximum Data Rates
  - 380 Mbps (1.8 V to 3.3 V Level-Shifting)
  - 200 Mbps (<1.8 V to 3.3 V Level-Shifting)
  - 200 Mbps (Level-Shifting to 2.5 V or 1.8 V)
  - 150 Mbps (Level-Shifting to 1.5 V)
  - 100 Mbps (Level-Shifting to 1.2 V)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 8000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

## 2 Applications

- Personal Electronics
- Industrial
- Enterprise
- Telecom

## 3 Description


This 16-bit noninverting bus transceiver uses two separate configurable power-supply rails. SN74AVCH16T245 device is optimized to operate with V<sub>CCA</sub>/V<sub>CCB</sub> set at 1.4 V to 3.6 V. The device is operational with  $V_{CCA}/V_{CCB}$  as low as 1.2 V. The A port is designed to track  $V_{CCA}$ .  $V_{CCA}$  accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track  $V_{\text{CCB}}$ .  $V_{\text{CCB}}$  accepts any supply voltage from 1.2 V to 3.6 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage


#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
	TSSOP (48)	12.50 mm × 6.10 mm		
SN74AVCH16T245	TVSOP (48)	9.70 mm × 4.40 mm		
3N74AVGITI01243	BGA MICROSTAR JUNIOR (56)	7.00 mm × 4.50 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Logic Diagram (Positive Logic)





To Seven Other Channels



#### **Table of Contents**

1	Features 1	9	Detailed Description	15
2	Applications 1		9.1 Overview	
3	Description 1		9.2 Functional Block Diagram	15
4	Revision History2		9.3 Feature Description	15
5	Description (continued)		9.4 Device Functional Modes	16
6	Pin Configuration and Functions 4	10	Application and Implementation	17
7	Specifications5		10.1 Application Information	17
•	7.1 Absolute Maximum Ratings		10.2 Typical Application	17
	7.1 Absolute Waximum Ratings	11	Power Supply Recommendations	19
	7.3 Recommended Operating Conditions	12	Layout	19
	7.4 Thermal Information		12.1 Layout Guidelines	
	7.5 Electrical Characteristics		12.2 Layout Example	<mark>2</mark> 0
	7.6 Switching Characteristics: V <sub>CCA</sub> = 1.2 V	13	Device and Documentation Support	21
	7.7 Switching Characteristics: V <sub>CCA</sub> = 1.5 V ± 0.1 V 9		13.1 Documentation Support	
	7.8 Switching Characteristics: V <sub>CCA</sub> = 1.8 V ± 0.15 V 9		13.2 Community Resources	<mark>2</mark> 1
	7.9 Switching Characteristics: V <sub>CCA</sub> = 2.5 V ± 0.2 V 10		13.3 Trademarks	
	7.10 Switching Characteristics: $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V} 10$		13.4 Electrostatic Discharge Caution	21
	7.11 Operating Characteristics		13.5 Glossary	<mark>2</mark> 1
	7.12 Typical Characteristics (T <sub>A</sub> = 25°C)	14	Mechanical, Packaging, and Orderable	
8	Parameter Measurement Information 14		Information	21
•	. a. a			

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (February 2015) to Revision D	Page
Updated Pin Functions table.	4
Changes from Revision B (May 2006) to Revision C	Page

Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section

Submit Documentation Feedback



## 5 Description (continued)

The SN74AVCH16T245 control pins (1DIR, 2DIR, 1OE, and 2OE) are supplied by V<sub>CCA</sub>.

The  $I_{\text{off}}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. This device is fully specified for partial-power-down applications using  $I_{\text{off}}$ .

The  $V_{CC}$  isolation feature ensures that if either  $V_{CC}$  input is at GND, then both ports are in the high-impedance state.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74AVCH16T245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the outputs so the buses are effectively isolated.


Droduct Folder Links, CN744VCU467

Copyright © 2004-2015, Texas Instruments Incorporated




## 6 Pin Configuration and Functions

GQL or ZQL Package 56-Pin BGA MICROSTAR JUNIOR Top View



DGG or DGV Package 48-Pin TSSOP or TVSOP Top View



#### **Pin Functions**

	PI	N		
NAME	TSSOP TVSOP	BGA MICROSTAR	1/0	DESCRIPTION
1DIR, 2DIR	1, 24	A1, K1	I	Direction-control signal
1B1 to 1B8	2, 3, 5, 6, 8, 9, 11, 12	B2, B1, C2, C1, D2, D1, E2, E1	I/O	Input/Output. Referenced to V <sub>CCB</sub>
2B1 to 2B8	13, 14, 16, 17, 19, 20, 22, 23	F1, F2, G1, G2, H1, H2, J1, J2	I/O	Input/Output. Referenced to V <sub>CCB</sub>
GND	4, 10, 15, 21, 45, 39, 34, 28	B3, D3, G3, J3, J4, G4, D4, B4	_	Ground
$V_{CCB}$	7, 18	C3, H3	_	B-port supply voltage. 1.2 V ≤ V <sub>CCB</sub> ≤ 3.6 V
1 <u>OE</u> , 2OE	48, 25	A6, K6	_	Tri-State output-mode enables. Pull $\overline{\text{OE}}$ high to place all outputs in Tri-State mode. Referenced to $V_{\text{CCA}}$
1A1 to 1A8	47, 46, 44, 43, 41, 40, 38, 37	B5, B6, C5, C6, D5, D6, E5, E6	I/O	Input/Output. Referenced to V <sub>CCA</sub>
2A1 to 2A8	36, 35, 33, 32, 30, 29, 27, 26	F6, F5, G6, G5, H6, H5, J6, J5	I/O	Input/Output. Referenced to V <sub>CCA</sub>
$V_{CCA}$	42, 31	C4, H4	_	A-port supply voltage. 1.2 V ≤ V <sub>CCB</sub> ≤ 3.6 V
N.C.	_	A2, A3, A4, A5, K2, K3, K4, K5	_	No internal connection

Submit Documentation Feedback

Copyright © 2004–2015, Texas Instruments Incorporated



## 7 Specifications

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted<sup>(1)</sup>)

			MIN	MAX	UNIT	
$V_{CCA} V_{CCB}$	Supply voltage		-0.5	4.6	V	
		I/O ports (A port)	-0.5	4.6		
$V_{I}$	Input voltage <sup>(2)</sup>	I/O ports (B port)	-0.5	4.6	V	
		Control inputs	-0.5	4.6		
.,	Voltage applied to any output in the high-impedance or power-off	A port	-0.5	4.6	V	
Vo	state <sup>(2)</sup>	B port	-0.5	4.6	V	
· · · · · · · · · · · · · · · · · · ·	Valtage applied to any output in the high as low state (2)(3)	A port	-0.5	V <sub>CCA</sub> + 0.5	V	
Vo	Voltage applied to any output in the high or low state (2)(3)	B port	-0.5	V <sub>CCB</sub> + 0.5		
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA	
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		<b>-</b> 50	mA	
Io	Continuous output current			±50	mA	
	Continuous current through each V <sub>CCA</sub> , V <sub>CCB</sub> , and GND		±100	mA		
TJ	Junction temperature	-40	150	°C		
T <sub>stg</sub>	Storage temperature		-65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±8000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V
		Machine model (A115-A)	±200	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

Product Folder Links: SN74AVCH16T245

<sup>(2)</sup> The input voltage (V<sub>I</sub>) and output negative-voltage (V<sub>O</sub>) ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.



## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1) (2) (3)

			V <sub>CCI</sub>	V <sub>cco</sub>	MIN	MAX	UNIT	
V <sub>CCA</sub>	Supply voltage				1.2	3.6	V	
V <sub>CCB</sub>	Supply voltage				1.2	3.6	V	
			1.2 V to 1.95 V		V <sub>CCI</sub> × 0.65			
$V_{IH}$	High-level input voltage	Data inputs <sup>(4)</sup>	1.95 V to 2.7 V		1.6		V	
	input voltage		2.7 V to 3.6 V		2			
			1.2 V to 1.95 V			V <sub>CCI</sub> × 0.35		
$V_{IL}$	Low-level input voltage	Ligta innuite("/				0.7	V	
	input voltage		2.7 V to 3.6 V			0.8		
			1.2 V to 1.95 V		V <sub>CCA</sub> × 0.65			
$V_{IH}$	High-level input voltage	DIR (referenced to V <sub>CCA</sub> ) <sup>(5)</sup>	1.95 V to 2.7 V		1.6		V	
	input voltage	(referenced to V <sub>CCA</sub> )	2.7 V to 3.6 V		2			
			1.2 V to 1.95 V			V <sub>CCA</sub> × 0.35		
V <sub>IL</sub>	Low-level input voltage	DIR (referenced to V <sub>CCA</sub> ) <sup>(5)</sup>	1.95 V to 2.7 V			0.7	V	
	input voltage	(referenced to VCCA)	2.7 V to 3.6 V			0.8		
VI	Input voltage				0	3.6	V	
.,	Outrot valtage	Active state			0	V <sub>cco</sub>	V	
V <sub>O</sub>	Output voltage	Tri-State			0	3.6	V	
				1.2 V		-3		
				1.4 V to 1.6 V		-6		
I <sub>OH</sub>	High-level output curr	rent		1.65 V to 1.95 V		-8	mA	
				2.3 V to 2.7 V		-9		
				3 V to 3.6 V		-12		
				1.2 V		3		
				1.4 V to 1.6 V		6		
$I_{OL}$	Low-level output curr	ent		1.65 V to 1.95 V		8	mA	
				2.3 V to 2.7 V		9		
				3 V to 3.6 V		12		
Δt/Δν	Input transition rise o	r fall rate				5	ns/V	
T <sub>A</sub>	Operating free-air ten	nperature			-40	85	°C	

- V<sub>CCI</sub> is the V<sub>CC</sub> associated with the input port.
   V<sub>CCO</sub> is the V<sub>CC</sub> associated with the output port.
   All unused data inputs of the device must be held at V<sub>CCI</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, SCBA004.
   For V<sub>CCI</sub> values not specified in the data sheet, V<sub>IH</sub> min = V<sub>CCI</sub> x 0.7 V, V<sub>IL</sub> max = V<sub>CCI</sub> x 0.3 V.
   For V<sub>CCA</sub> values not specified in the data sheet, V<sub>IH</sub> min = V<sub>CCA</sub> x 0.7 V, V<sub>IL</sub> max = V<sub>CCA</sub> x 0.3 V.

## 7.4 Thermal Information

				SN74AVCH16T245	
THERMAL METRIC(1)		TSSOP (DGG)	TVSOP (DGV)	ZQL/GQL (BGA MICROSTAR JUNIOR)	UNIT
		48 PINS	48 PINS	56 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	82.5	69.9	64.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	34.2	23.9	16.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	45.1	36.6	30.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.7	1.7	0.9	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	44.6	36.2	64.6	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Submit Documentation Feedback



#### 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)(1)(2)

DAD	AMETED	TEST CONF	OITIONS	v	V	7	$\Gamma_A = 25^{\circ}C$		$T_A = -40$ °C to	85°C	LIMIT	
PARAMETER		TEST CONDITIONS		V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	TYP	MAX	MIN	MAX	UNIT	
		$I_{OH} = -100 \ \mu A$		1.2 V to 3.6 V	1.2 V to 3.6 V				$V_{\rm CCO}-0.2$			
		$I_{OH} = -3 \text{ mA}$		1.2 V	1.2 V		0.95					
,		$I_{OH} = -6 \text{ mA}$	., .,	1.4 V	1.4 V				1.05		.,	
/ <sub>OH</sub>		$I_{OH} = -8 \text{ mA}$	$V_I = V_{IH}$	1.65 V	1.65 V				1.2		V	
		$I_{OH} = -9 \text{ mA}$		2.3 V	2.3 V				1.75			
		I <sub>OH</sub> = -12 mA		3 V	3 V				2.3			
		I <sub>OL</sub> = 100 μA		1.2 V to 3.6 V	1.2 V to 3.6 V					0.2		
		I <sub>OL</sub> = 3 mA		1.2 V	1.2 V		0.15					
,		I <sub>OL</sub> = 6 mA	$V_I = V_{IL}$	1.4 V	1.4 V					0.35	V	
V <sub>OL</sub>		I <sub>OL</sub> = 8 mA	$V_{\parallel} = V_{\parallel}$	1.65 V	1.65 V					0.45	V	
		I <sub>OL</sub> = 9 mA		2.3 V	2.3 V					0.55		
		I <sub>OL</sub> = 12 mA		3 V	3 V					0.7		
l <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CCA</sub> or GND		1.2 V to 3.6 V	1.2 V to 3.6 V		±0.025	±0.25		±1	μΑ	
		V <sub>I</sub> = 0.42 V		1.2 V 1.2 V 25								
		V <sub>I</sub> = 0.49 V		1.4 V	1.4 V				15			
I <sub>BHL</sub> <sup>(3)</sup>		V <sub>I</sub> = 0.58 V		1.65 V	1.65 V				25		μΑ	
D		V <sub>I</sub> = 0.7 V		2.3 V	2.3 V				45			
		V <sub>I</sub> = 0.8 V		3.3 V	3.3 V				100			
		V <sub>I</sub> = 0.78 V		1.2 V	1.2 V		-25					
		V <sub>I</sub> = 0.91 V		1.4 V	1.4 V				-15			
внн (4)		V <sub>I</sub> = 1.07 V		1.65 V	1.65 V				-25		μΑ	
		V <sub>I</sub> = 1.6 V		2.3 V	2.3 V				-45			
		V <sub>I</sub> = 2 V		3.3 V	3.3 V				-100			
				1.2 V	1.2 V		50				μΑ	
				1.6 V	1.6 V				125			
I <sub>BHLO</sub> (5	5)	$V_I = 0$ to $V_{CC}$		1.95 V	1.95 V				200			
				2.7 V	2.7 V				300			
				3.6 V	3.6 V				500			
				1.2 V	1.2 V		-50					
				1.6 V	1.6 V				-125			
внно (6	5)	$V_I = 0$ to $V_{CC}$		1.95 V	1.95 V				-200		μΑ	
				2.7 V	2.7 V				-300			
				3.6 V	3.6 V				-500			
	A port	\\ o \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\	·M	0 V	0 to 3.6 V		±0.1	±2.5		±5		
off	B port	$V_1 \text{ or } V_0 = 0 \text{ to } 3.6$	v	0 to 3.6 V	0 V		±0.1	±2.5		±5	μA	
_	A or B port	$V_O = V_{CCO}$ or	OE = V <sub>IH</sub>	3.6 V	3.6 V		±0.5	±2.5		±5		
oz <sup>(7)</sup>	B port	GND, $V_1 = V_{CCI}$ or GND	OE = don't	0 V	3.6 V					±5	μA	
	A port	VI = VCCI OI GIND	care	3.6 V	0 V					±5		
	1 .		1.2 V to 3.6 V	1.2 V to 3.6 V					25	μА		
CCA		V <sub>I</sub> = V <sub>CCI</sub> or GND, I <sub>O</sub> = 0		0 V	3.6 V							<del>-</del> 5
JUA	CA			3.6 V	0 V							25

Product Folder Links: SN74AVCH16T245

 $<sup>\</sup>begin{array}{ll} \hbox{(1)} & V_{CCI} \text{ is the } V_{CC} \text{ associated with the input port.} \\ \hbox{(2)} & V_{CCO} \text{ is the } V_{CC} \text{ associated with the output port.} \\ \end{array}$ 

The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to  $V_{\text{IL}}$  max.

The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to  $V_{\text{CC}}$  and then lowering it to  $V_{\text{IH}}$  min.

An external driver must source at least I<sub>BHLO</sub> to switch this node from low to high.

 <sup>(6)</sup> An external driver must sink at least I<sub>BHHO</sub> to switch this node from high to low.
 (7) For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.



# **Electrical Characteristics (continued)**

over recommended operating free-air temperature range (unless otherwise noted)<sup>(1)(2)</sup>

DAD	AMETER	TEST CONDITIONS	V	V	-	T <sub>A</sub> = 25°C		$T_A = -40$ °C to	85°C	UNIT
PAR	AWEIEK	TEST CONDITIONS	V <sub>CCA</sub> V <sub>CCB</sub>		MIN	TYP	MAX	MIN	MAX	UNII
			1.2 V to 3.6 V	1.2 V to 3.6 V					25	
$I_{CCB}$		$V_I = V_{CCI}$ or GND, $I_O = 0$	0 V	3.6 V					25	μA
			3.6 V	0 V					5	
I <sub>CCA</sub> +	I <sub>CCB</sub>	$V_I = V_{CCI}$ or GND, $I_O = 0$	1.2 V to 3.6 V	1.2 V to 3.6 V					45	μA
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 3.3 V or GND	3.3 V	3.3 V		3.5				pF
C <sub>io</sub>	A or B port	V <sub>O</sub> = 3.3 V or GND	3.3 V	3.3 V		7				pF

# 7.6 Switching Characteristics: $V_{CCA} = 1.2 \text{ V}$

over recommended operating free-air temperature range, V<sub>CCA</sub> = 1.2 V (see Figure 11)

PARAMETER	FROM	то	V <sub>CCB</sub> = 1.2 V	V <sub>CCB</sub> = 1.5 V	V <sub>CCB</sub> = 1.8 V	V <sub>CCB</sub> = 2.5 V	V <sub>CCB</sub> = 3.3 V	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	TYP	TYP	TYP	TYP	TYP	UNII	
t <sub>PLH</sub>	А	В	4.1	3.3	3	2.8	3.2		
t <sub>PHL</sub>	A	В	4.1	3.3	3	2.8	3.2	ns	
t <sub>PLH</sub>	В	А	4.4	4	3.8	3.6	3.5		
t <sub>PHL</sub>	В	A	4.4	4	3.8	3.6	3.5	ns	
t <sub>PZH</sub>	ŌĒ	A	6.4	6.4	6.4	6.4	6.4	ns	
t <sub>PZL</sub>	OE.	OE A	6.4	6.4	6.4	6.4	6.4	115	
t <sub>PZH</sub>	ŌĒ	В	6	4.6	4	3.4	3.2	ns	
t <sub>PZL</sub>	OE	В	6	4.6	4	3.4	3.2	115	
t <sub>PHZ</sub>	ŌĒ	^	6.6	6.6	6.6	6.6	6.8	ns	
t <sub>PLZ</sub>	OE	Α	6.6	6.6	6.6	6.6	6.8	115	
t <sub>PHZ</sub>	ŌĒ	В	6	4.9	4.9	4.2	5.3		
t <sub>PLZ</sub>	OE .	В	6	4.9	4.9	4.2	5.3	ns	

Product Folder Links: SN74AVCH16T245

ubinit Documentation Feedback



# 7.7 Switching Characteristics: $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$

over recommended operating free-air temperature range,  $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$  (see Figure 11)

DADAMETED	FROM	то	V <sub>CCB</sub> = 1.2 V	V <sub>CCB</sub> = 1.5 V		V <sub>CCB</sub> = 1.8 V	± 0.15 V	V <sub>CCB</sub> = 2.5 V	± 0.2 V	V <sub>CCB</sub> = 3.3 V	± 0.3 V	LINUT	
PARAMETER	(INPUT)	(OUTPUT)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
t <sub>PLH</sub>	А	В	3.6	0.5	6.2	0.5	5.2	0.5	4.1	0.5	3.7	no	
t <sub>PHL</sub>		A	A	В	3.6	0.5	6.2	0.5	5.2	0.5	4.1	0.5	3.7
t <sub>PLH</sub>	В	A	3.3	0.5	6.2	0.5	5.9	0.5	5.6	0.5	5.5	no	
t <sub>PHL</sub>		A	3.3	0.5	6.2	0.5	5.9	0.5	5.6	0.5	5.5	ns	
t <sub>PZH</sub>	ŌĒ	А	4.3	1	10.1	1	10.1	1	10.1	1	10.1	ns	
t <sub>PZL</sub>		^	4.3	1	10.1	1	10.1	1	10.1	1	10.1	115	
t <sub>PZH</sub>	ŌĒ	В	5.6	1	10.1	0.5	8.1	0.5	5.9	0.5	5.2	ns	
t <sub>PZL</sub>	OE	В	5.6	1	10.1	0.5	8.1	0.5	5.9	0.5	5.2	115	
t <sub>PHZ</sub>	ŌĒ	А	4.5	1.5	9.1	1.5	9.1	1.5	9.1	1.5	9.1		
t <sub>PLZ</sub>	OE	OE OE	A	4.5	1.5	9.1	1.5	9.1	1.5	9.1	1.5	9.1	ns
t <sub>PHZ</sub>	ŌĒ	В	5.5	1.5	8.7	1.5	7.5	1	6.5	1	6.3	20	
t <sub>PLZ</sub>	J DE	В	5.5	1.5	8.7	1.5	7.5	1	6.5	1	6.3	ns	

# 7.8 Switching Characteristics: $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$

over recommended operating free-air temperature range,  $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$  (see Figure 11)

PARAMETER	FROM	то	V <sub>CCB</sub> = 1.2 V	V <sub>CCB</sub> = 1.5 V	± 0.1 V	V <sub>CCB</sub> = 1.8 V	± 0.15 V	V <sub>CCB</sub> = 2.5 V	± 0.2 V	V <sub>CCB</sub> = 3.3 V	± 0.3 V	UNIT
PARAMETER	(INPUT)	(OUTPUT)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII
t <sub>PLH</sub>	А	В	3.4	0.5	5.9	0.5	4.8	0.5	3.7	0.5	3.3	ns
t <sub>PHL</sub>	A	В	3.4	0.5	5.9	0.5	4.8	0.5	3.7	0.5	3.3	115
t <sub>PLH</sub>	В	А	3	0.5	5.2	0.5	4.8	0.5	4.5	0.5	4.4	
t <sub>PHL</sub>	Б	A	3	0.5	5.2	0.5	4.8	0.5	4.5	0.5	4.4	ns
t <sub>PZH</sub>	ŌĒ	А	3.4	1	7.8	1	7.8	1	7.8	1	7.8	ns
t <sub>PZL</sub>	OE	A	3.4	1	7.8	1	7.8	1	7.8	1	7.8	
t <sub>PZH</sub>	ŌĒ	В	5.4	1	9.2	0.5	7.4	0.5	5.3	0.5	4.5	20
t <sub>PZL</sub>	OE	Ь	5.4	1	9.2	0.5	7.4	0.5	5.3	0.5	4.5	ns
t <sub>PHZ</sub>	ŌĒ	А	4.2	1.5	7.7	1.5	7.7	1.5	7.7	1.5	7.7	ns
$t_{PLZ}$	OE	A	4.2	1.5	7.7	1.5	7.7	1.5	7.7	1.5	7.7	115
t <sub>PHZ</sub>	ŌĒ	В	5.2	1.5	8.4	1.5	7.1	1	5.9	1	5.7	20
t <sub>PLZ</sub>	OE.	В	5.2	1.5	8.4	1.5	7.1	1	5.9	1	5.7	ns

Product Folder Links: SN74AVCH16T245



# 7.9 Switching Characteristics: $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range,  $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$  (see Figure 11)

PARAMETER	FROM	то	V <sub>CCB</sub> = 1.2 V	V <sub>CCB</sub> = 1.5 V	± 0.1 V	V <sub>CCB</sub> = 1.8 V	± 0.15 V	V <sub>CCB</sub> = 2.5 V	± 0.2 V	V <sub>CCB</sub> = 3.3 V	± 0.3 V	UNIT
PARAMETER	(INPUT)	(OUTPUT)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	OMIT
t <sub>PLH</sub>	А	В	3.2	0.5	5.6	0.5	4.5	0.5	3.3	0.5	2.8	ns
t <sub>PHL</sub>	A	В	3.2	0.5	5.6	0.5	4.5	0.5	3.3	0.5	2.8	113
t <sub>PLH</sub>	В	A	2.6	0.5	4.1	0.5	3.7	0.5	3.3	0.5	3.2	20
t <sub>PHL</sub>	Ь	A	2.6	0.5	4.1	0.5	3.7	0.5	3.3	0.5	3.2	ns
t <sub>PZH</sub>	ŌĒ	А	2.5	0.5	5.3	0.5	5.3	0.5	5.3	0.5	5.3	ns
t <sub>PZL</sub>	OE	^	2.5	0.5	5.3	0.5	5.3	0.5	5.3	0.5	5.3	
t <sub>PZH</sub>	ŌĒ	В	5.2	0.5	9.4	0.5	7.3	0.5	5.1	0.5	4.5	20
t <sub>PZL</sub>	OE	В	5.2	0.5	9.4	0.5	7.3	0.5	5.1	0.5	4.5	ns
t <sub>PHZ</sub>	ŌĒ	А	3	1	6.1	1	6.1	1	6.1	1	6.1	
t <sub>PLZ</sub>	OE.	A	3	1	6.1	1	6.1	1	6.1	1	6.1	ns
t <sub>PHZ</sub>	ŌĒ	ŌĒ B	5	1	7.9	1	6.6	1	6.1	1	5.2	20
t <sub>PLZ</sub>	J DE	В	5	1	7.9	1	6.6	1	6.1	1	5.2	ns

# 7.10 Switching Characteristics: $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range,  $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (see Figure 11)

DADAMETER	FROM	то	V <sub>CCB</sub> = 1.2 V	V <sub>CCB</sub> = 1.5 V	± 0.1 V	$V_{CCB} = 1.8 \text{ V}$	± 0.15 V	V <sub>CCB</sub> = 2.5 V	± 0.2 V	V <sub>CCB</sub> = 3.3 V	± 0.3 V	UNIT
PARAMETER	(INPUT)	(OUTPUT)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	ONIT
t <sub>PLH</sub>	^	В	3.2	0.5	5.5	0.5	4.4	0.5	3.2	0.5	2.7	ns
t <sub>PHL</sub>	Α	В	3.2	0.5	5.5	0.5	4.4	0.5	3.2	0.5	2.7	115
t <sub>PLH</sub>	В	А	2.8	0.5	3.7	0.5	3.3	0.5	2.8	0.5	2.7	
t <sub>PHL</sub>	Б	A	2.8	0.5	3.7	0.5	3.3	0.5	2.8	0.5	2.7	ns
t <sub>PZH</sub>	ŌĒ	А	2.2	0.5	4.3	0.5	4.2	0.5	4.1	0.5	4	
t <sub>PZL</sub>	OE	A	2.2	0.5	4.3	0.5	4.2	0.5	4.1	0.5	4	ns
t <sub>PZH</sub>	ŌĒ	В	5.1	0.5	9.3	0.5	7.2	0.5	4.9	0.5	4	20
t <sub>PZL</sub>	OE	В	5.1	0.5	9.3	0.5	7.2	0.5	4.9	0.5	4	ns
t <sub>PHZ</sub>	ŌĒ	A	3.4	0.5	5	0.5	5	0.5	5	0.5	5	ns
t <sub>PLZ</sub>	J DE	^	3.4	0.5	5	0.5	5	0.5	5	0.5	5	ns
t <sub>PHZ</sub>	ŌĒ	В	4.9	1	7.7	1	6.5	1	5.2	0.5	5	20
t <sub>PLZ</sub>	OE.	В	4.9	1	7.7	1	6.5	1	5.2	0.5	5	ns

Submit Documentation Feedback

Copyright © 2004–2015, Texas Instruments Incorporated



# 7.11 Operating Characteristics

 $T_{\Delta} = 25^{\circ}C$ 

	PARAMET	ren.	TEST	V <sub>CCA</sub> = V <sub>CCB</sub> = 1.2 V	$V_{CCA} = V_{CCB} = 1.5 \text{ V}$	$V_{CCA} = V_{CCB} = 1.8 \text{ V}$	$V_{CCA} = V_{CCB} = 2.5 \text{ V}$	$V_{CCA} = V_{CCB} = 3.3 \text{ V}$	UNIT	
	PARAIVIE	IEK	CONDITIONS	TYP	TYP	TYP	TYP	TYP	UNII	
- (1)	A to B	Outputs enabled		1	1	1	1	2		
		Outputs disabled	$C_L = 0,$ f = 10  MHz,	1	1	1	1	1		
C <sub>pdA</sub> <sup>(1)</sup>	B to A	Outputs t <sub>r</sub> =	$t_r = t_0 \text{ m/a2},$ $t_r = t_f = 1 \text{ ns}$		13	13	14	15	16	pF
	BIOA	Outputs disabled		1	1	1	1	1		
		Outputs enabled		13	13	14	15	16		
C <sub>pdB</sub> <sup>(1)</sup>	A to B	Outputs disabled	$C_L = 0,$ f = 10  MHz,	1	1	1	1	1	.E	
OpdB * 7	D to A	Outputs enabled	$t_r = t_f = 1 \text{ ns}$	1	1	1	1	2	pF	
	B to A	Outputs disabled		1	1	1	1	1		

<sup>(1)</sup> Power dissipation capacitance per transceiver. Refer to the TI application report, CMOS Power Consumption and Cpd Calculation, SCAA035

Copyright © 2004–2015, Texas Instruments Incorporated

# TEXAS INSTRUMENTS

## 7.12 Typical Characteristics ( $T_A = 25^{\circ}C$ )




Figure 1. Typical Propagation Delay t<sub>PLH</sub> (A to B) vs Load Capacitance




Figure 2. Typical Propagation Delay t<sub>PHL</sub> (A to B) vs Load Capacitance




Figure 3. Typical Propagation Delay t<sub>PLH</sub> (A to B) vs Load Capacitance




Figure 4. Typical Propagation Delay t<sub>PHL</sub> (A to B) vs Load Capacitance




Figure 5. Typical Propagation Delay t<sub>PLH</sub> (A to B) vs Load Capacitance




Figure 6. Typical Propagation Delay t<sub>PHL</sub> (A to B) vs Load Capacitance



# Typical Characteristics (T<sub>A</sub> = 25°C) (continued)




Figure 7. Typical Propagation Delay t<sub>PLH</sub> (A to B) vs Load Capacitance




Figure 8. Typical Propagation Delay t<sub>PHL</sub> (A to B) vs Load Capacitance




Figure 9. Typical Propagation Delay t<sub>PLH</sub> (A to B) vs Load Capacitance





Figure 10. Typical Propagation Delay t<sub>PHL</sub> (A to B) vs Load Capacitance

 $V_{\text{CCA}}$ 

CCA/2




#### 8 Parameter Measurement Information




TEST	S1
t <sub>pd</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	2 · V <sub>CCO</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

V <sub>cco</sub>	CL	$R_L$	V <sub>TP</sub>
1.2 V	15 pF	<b>2 k</b> Ω	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	<b>2 k</b> Ω	0.1 V
1.8 V $\pm$ 0.15 V	15 pF	<b>2 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	15 pF	<b>2 k</b> Ω	0.15 V
3.3 V $\pm$ 0.3 V	15 pF	<b>2 k</b> Ω	0.3 V



V<sub>CCA</sub>/2



Output Control

(low-level

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz,  $Z_0 = 50 \Omega$ ,  $dv/dt \ge 1 V/ns$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- F. V<sub>CCI</sub> is the V<sub>CC</sub> associated with the input port.
- G.  $V_{\text{CCO}}$  is the  $V_{\text{CC}}$  associated with the output port.

Figure 11. Load Circuit and Voltage Waveforms

Submit Documentation Feedback

Copyright © 2004–2015, Texas Instruments Incorporated



## 9 Detailed Description

#### 9.1 Overview


The SN74AVCH16T245 is a 16-bit, dual-supply noninverting bidirectional voltage level translation. Pins A and control pins (DIR and  $\overline{OE}$ ) are supported by  $V_{CCA}$  and pins B are supported by  $V_{CCB}$ . The A port can accept I/O voltages ranging from 1.2 V to 3.6 V, while the B port can accept I/O voltages from 1.2 V to 3.6 V. A high on DIR allows data transmission from A to B and a low on DIR allows data transmission from B to A when  $\overline{OE}$  is set to low. When  $\overline{OE}$  is set to high, both A and B are in the high-impedance state.

SN74AVCH16T245 features Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This device is fully specified for partial-power-down applications using off output current (I<sub>off</sub>).

The  $V_{CC}$  isolation feature ensures that if either  $V_{CC}$  input is at GND, both ports are put in a high-impedance state.

#### 9.2 Functional Block Diagram



#### 9.3 Feature Description

# 9.3.1 Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.2 V to 3.6 V Power-Supply Range

Both  $V_{CCA}$  and  $V_{CCB}$  can be supplied at any voltage from 1.2 V to 3.6 V making the device suitable for translating between any of the low voltage nodes (1.2 V, 1.8 V, 2.5 V, and 3.3 V).

#### 9.3.2 Partial-Power-Down Mode Operation

The  $I_{\text{off}}$  circuitry will prevent backflow current by disabling I/O output circuits when device is in partial power-down mode. This device is fully specified for partial-power-down applications using off output current ( $I_{\text{off}}$ ). The  $I_{\text{off}}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### 9.3.3 V<sub>CC</sub> Isolation

The  $V_{CC}$  isolation feature ensures that if either  $V_{CCA}$  or  $V_{CCB}$  are at GND, both ports will be in a high-impedance state ( $I_{OZ}$  shown in *Electrical Characteristics*). This prevents false logic levels from being presented to either bus.

Product Folder Links: SN74AVCH16T245



#### 9.4 Device Functional Modes

The SN74AVCH16T245 is a voltage level translator that can operate from 1.2 V to 3.6 V ( $V_{CCA}$ ) and 1.2 V to 3.6 V ( $V_{CCB}$ ). The signal translation between 1.2 V and 3.6 V requires direction control and output enable control. When OE is low and DIR is high, data transmission is from A to B. When OE is low and DIR is low, data transmission is from B to A. When OE is high, both output ports will be high-impedance.

Table 1. Function Table (Each Transceiver)

INP	UTS	OPERATION
ŌĒ	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	X	Isolation

Table 2. Typical Total Static Power Consumption ( $I_{CCA} + I_{CCB}$ )

V	V <sub>CCA</sub>									
V <sub>CCB</sub>	0 V	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	UNIT			
0 V	0	< 0.5	< 0.5	< 0.5	< 0.5	< 0.5				
1.2 V	< 0.5	< 1	< 1	< 1	< 1	1				
1.5 V	< 0.5	< 1	< 1	< 1	< 1	1				
1.8 V	< 0.5	< 1	< 1	< 1	< 1	< 1	μΑ			
2.5 V	< 0.5	1	< 1	< 1	< 1	< 1				
3.3 V	< 0.5	1	< 1	< 1	< 1	< 1				

Submit Documentation Feedback



## 10 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 10.1 Application Information

The SN74AVCH16T245 device can be used in level-shifting applications for interfacing devices and addressing mixed voltage incompatibility. The SN74AVCH16T245 device is ideal for data transmission where direction is different for each channel.

## 10.2 Typical Application




Figure 12. Typical Application Schematic

Submit Documentation Feedback



## **Typical Application (continued)**

#### 10.2.1 Design Requirements

This device uses drivers which are enabled depending on the state of the DIR pin. The designer must know the intended flow of data and take care not to violate any of the high or low logic levels. Unused data inputs are must not be floating, as this can cause excessive internal leakage on the input CMOS structure. Tie any unused input and output ports directly to ground.

For this design example, use the parameters listed in Table 3.

**Table 3. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	1.2 V to 3.6 V
Output voltage range	1.2 V to 3.6 V

#### 10.2.2 Detailed Design Procedure

To begin the design process, determine the following:

#### 10.2.2.1 Input Voltage Ranges

Use the supply voltage of the device that is driving the SN74AVCH16T245 device to determine the input voltage range. For a valid logic high the value must exceed the  $V_{IH}$  of the input port. For a valid logic low the value must be less than the  $V_{IL}$  of the input port.

#### 10.2.2.2 Output Voltage Range

Use the supply voltage of the device that the SN74AVCH16T245 device is driving to determine the output voltage range.

#### 10.2.3 Application Curve




Figure 13. Translation Up (1.2 V to 3.3 V) at 2.5 MHz

Submit Documentation Feedback

Copyright © 2004–2015, Texas Instruments Incorporated



## 11 Power Supply Recommendations

The SN74AVCH16T245 device uses two separate configurable power-supply rails,  $V_{CCA}$  and  $V_{CCB}$ .  $V_{CCA}$  accepts any supply voltage from 1.2 V to 3.6 V and  $V_{CCB}$  accepts any supply voltage from 1.2 V to 3.6 V. The A port and B port are designed to track  $V_{CCA}$  and  $V_{CCB}$ , respectively, allowing for low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V and 3.3-V voltage nodes.

The output-enable  $\overline{OE}$  input circuit is supplied by  $V_{CCA}$  and when the  $\overline{OE}$  input is high, all outputs are placed in the <u>high-impedance</u> state. To ensure the high-impedance state of the outputs during power up or power down, the  $\overline{OE}$  input pin must be tied to  $V_{CCA}$  through a pullup resistor and must not be enabled until  $V_{CCA}$  and  $V_{CCB}$  are fully ramped and stable. The minimum value of the pullup resistor to  $V_{CCA}$  is determined by the current-sinking capability of the driver.

### 12 Layout

#### 12.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit board layout guidelines is recommended.

- Bypass capacitors should be used on power supplies.
- Short trace lengths should be used to avoid excessive loading.
- Placing pads on the signal paths for loading capacitors or pullup resistors to help adjust rise and fall times of signals depending on the system requirements.

Product Folder Links: SN74AVCH16T245



## 12.2 Layout Example






Figure 14. Recommended Layout Example

Submit Documentation Feedback

Copyright © 2004–2015, Texas Instruments Incorporated



## 13 Device and Documentation Support

#### 13.1 Documentation Support

#### 13.1.1 Related Documentation

For related documentation see the following:

- CMOS Power Consumption and Cpd Calculation, SCAA035
- Implications of Slow or Floating CMOS Inputs, SCBA004

#### 13.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 13.3 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

#### 13.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 13.5 Glossary

SLYZ022 — TI Glossarv.

This glossary lists and explains terms, acronyms, and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74AVCH16T245



## PACKAGE OPTION ADDENDUM

22-Jan-2021

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AVCH16T245GR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVCH16T245	Samples
SN74AVCH16T245VR	ACTIVE	TVSOP	DGV	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	WJ245	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





22-Jan-2021

# PACKAGE MATERIALS INFORMATION

www.ti.com 22-Jan-2021

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AVCH16T245GR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74AVCH16T245VR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1

www.ti.com 22-Jan-2021



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AVCH16T245GR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74AVCH16T245VR	TVSOP	DGV	48	2000	853.0	449.0	35.0

## DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



## DGG (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated