MARKING DIAGRAMS

onsemi

Noninverting 3-State Buffer

NLV74VHC1G125, NLV74VHC1GT125

The NLV74VHC1G125 / NLV74VHC1GT125 is a single non-inverting 3-state buffer in tiny footprint packages. The NLV74VHC1G125 has CMOS-level input thresholds while the NLV74VHC1GT125 has TTL-level input thresholds.

The internal circuit is composed of three stages, including a buffered 3-state output which provides high noise immunity and stable output.

The input structures provide protection when voltages up to 5.5 V are applied, regardless of the supply voltage. This allows the device to be used to interface 5 V circuits to 3 V circuits. Some output structures also provide protection when $V_{CC} = 0$ V and when the output voltage exceeds V_{CC} . These input and output structures help prevent device destruction caused by supply voltage – input/output voltage mismatch, battery backup, hot insertion, etc.

Features

- Designed for 2.0 V to 5.5 V V_{CC} Operation
- 3.5 ns t_{PD} at 5 V (typ)
- Inputs/Outputs Over–Voltage Tolerant up to 5.5 V
- I_{OFF} Supports Partial Power Down Protection
- Source/Sink 8 mA at 3.0 V
- Available in SC-88A, TSOP-5 and SOT-953 Packages
- Chip Complexity < 100 FETs
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant





Figure 1. Logic Symbol



(Note: Microdot may be in either location)

*Date Code orientation and/or position may vary depending upon manufacturing location.

ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 8 of this data sheet.




Figure 2. Pinout (Top View)

PIN ASSIGNMENT (SC-88A / TSOP-5)

PIN ASSIGNMENT (SOT-953)

Pin	Function
1	ŌĒ
2	А
3	GND
4	Y
5	V _{CC}

Pin	Function
1	А
2	GND
3	ŌĒ
4	Y
5	V _{CC}

FUNCTION TABLE

Inp	Output	
ŌE	Α	Y
L	L	L
L	Н	Н
Н	Х	Z

X = Don't Care

MAXIMUM RATINGS

Symbol	c	Value	Unit	
V _{CC}	DC Supply Voltage	-0.5 to +7.0	V	
V _{IN}	DC Input Voltage		–0.5 to +7.0	V
V _{OUT}	DC Output Voltage	1Gxx	–0.5 to V _{CC} + 0.5	V
		1GTxx Active-Mode (High or Low State) Tri-State Mode (Note 1) Power-Down Mode (V _{CC} = 0 V)	-0.5 to V _{CC} + 0.5 -0.5 to +7.0 -0.5 to +7.0]
Ι _{ΙΚ}	DC Input Diode Current	V _{IN} < GND	-20	mA
I _{OK}	DC Output Diode Current	1Gxx $V_{OUT} > V_{CC}, V_{OUT} < GND$	±20	mA
		1GTxx V _{OUT} < GND	-20	1
I _{OUT}	DC Output Source/Sink Current		±25	mA
I _{CC} or I _{GND}	DC Supply Current per Supply Pi	±50	mA	
T _{STG}	Storage Temperature Range	-65 to +150	°C	
ΤL	Lead Temperature, 1 mm from Ca	ase for 10 secs	260	°C
TJ	Junction Temperature Under Bias	3	+150	°C
θ_{JA}	Thermal Resistance (Note 2)	SC-88A TSOP-5 SOT-953	377 320 254	°C/W
P _D	Power Dissipation in Still Air	332 390 491	mW	
MSL	Moisture Sensitivity		Level 1	-
F _R	Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	-
V _{ESD}	ESD Withstand Voltage (Note 3)	Human Body Model Charged Device Model	2000 1000	V
I _{Latchup}	Latchup Performance (Note 4)		±100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. Applicable to devices with outputs that may be tri-stated.

Applicable to devices with outputs that may be th-stated.
Measured with minimum pad spacing on an FR4 board, using 10mm-by-1inch, 2 ounce copper trace no air flow per JESD51-7.
HBM tested to ANSI/ESDA/JEDEC JS-001-2017. CDM tested to EIA/JESD22-C101-F. JEDEC recommends that ESD qualification to EIA/JESD22-A115-A (Machine Model) be discontinued per JEDEC/JEP172A.
Tested to EIA/JESD78 Class II.

RECOMMENDED OPERATING CONDITIONS

Symbol	C	Min	Max	Unit	
V _{CC}	Positive DC Supply Voltage		2.0	5.5	V
V _{IN}	DC Input Voltage	0	5.5	V	
V _{OUT}	DC Output Voltage	1Gxx	0	V _{CC}	V
		1GTxx Active-Mode (High or Low State) Tri-State Mode (Note 1) Power-Down Mode (V _{CC} = 0 V)	0 0 0	V _{CC} 5.5 5.5	
T _A	Operating Temperature Range		-55	+125	°C
t _r , t _f	Input Rise and Fall Time	V _{CC} = 3.0 V to 3.6 V V _{CC} = 4.5 V to 5.5 V	0 0	100 20	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC ELECTRICAL CHARACTERISTICS (NLV74VHC1G125)

		Test	v _{cc}	٦	Γ _A = 25°	C	-40°C ≤ .	T _A ≤ 85°C	-55°C ≤ 1	A ≤ 125°C	
Symbol	Parameter	Conditions	(V)	Min	Тур	Max	Min	Max	Min	Max	Unit
VIH	High-Level Input		2.0	1.5	-	-	1.5	-	1.5	-	V
	Voltage		3.0	2.1	-	-	2.1	-	2.1	-	1
			4.5	3.15	-	-	3.15	-	3.15	-	1
			5.5	3.85	-	-	3.85	-	3.85	-	1
VIL	Low-Level Input		2.0	-	-	0.5	-	0.5	-	0.5	V
	Voltage		3.0	-	-	0.9	-	0.9	-	0.9	1
			4.5	-	-	1.35	-	1.35	-	1.35	1
			5.5	-	-	1.65	-	1.65	-	1.65	1
V _{OH}	High-Level Output Voltage	$\begin{array}{l} V_{IN} = V_{IH} \text{ or } V_{IL} \\ I_{OH} = -50 \ \mu\text{A} \\ I_{OH} = -50 \ \mu\text{A} \\ I_{OH} = -50 \ \mu\text{A} \\ I_{OH} = -4 \ m\text{A} \\ I_{OH} = -8 \ m\text{A} \end{array}$	2.0 3.0 4.5 3.0 4.5	1.9 2.9 4.4 2.58 3.94	2.0 3.0 4.5 –		1.9 2.9 4.4 2.48 3.80	- - - -	1.9 2.9 4.4 2.34 3.66	- - - -	V
V _{OL}	Low-Level Output Voltage	$\begin{array}{l} V_{IN} = V_{IH} \mbox{ or } V_{IL} \\ I_{OL} = 50 \ \mu A \\ I_{OL} = 50 \ \mu A \\ I_{OL} = 50 \ \mu A \\ I_{OL} = 4 \ m A \\ I_{OL} = 8 \ m A \end{array}$	2.0 3.0 4.5 3.0 4.5	- - - -	0.0 0.0 0.0 - -	0.1 0.1 0.36 0.36	- - - -	0.1 0.1 0.44 0.44	- - - -	0.1 0.1 0.52 0.52	V
I _{IN}	Input Leakage Current	V _{IN} = 5.5 V or GND	2.0 to 5.5	-	-	±0.1	_	±1.0	_	±1.0	μΑ
I _{OZ}	3-State Output Leakage Current	V _{OUT} = 0 V to 5.5 V	5.5	-	-	±0.25	-	±2.5	_	±2.5	μΑ
I _{OFF}	Power Off Leakage Current	V _{IN} = 5.5 V	0.0	-	-	1.0	_	10	-	10	μΑ
I _{CC}	Quiescent Supply Current	V _{IN} = V _{CC} or GND	5.5	-	-	1.0	_	20	-	40	μΑ

		Test	v _{cc}	٦	r _A = 25°	C	-40°C ≤ 1	Γ _A ≤ 85°C	-55°C ≤ T	A ≤ 125°C	
Symbol	Parameter	Conditions	(V)	Min	Тур	Max	Min	Max	Min	Max	Unit
VIH	High-Level Input		2.0	1.0	-	-	1.0	-	1.0	-	V
	Voltage		3.0	1.4	-	-	1.4	-	1.4	-	
			4.5	2.0	-	-	2.0	-	2.0	-	-
			5.5	2.0	-	-	2.0	_	2.0	_	
VIL	Low-Level Input		2.0	-	-	0.28	-	0.28	-	0.28	V
	Voltage		3.0	-	-	0.45	-	0.45	-	0.45	
			4.5	-	-	0.8	-	0.8	-	0.8	
			5.5	-	-	0.8	-	0.8	-	0.8	
V _{OH}	High-Level Output Voltage	$\begin{array}{l} V_{IN} = V_{IH} \text{ or } V_{IL} \\ I_{OH} = -50 \ \mu\text{A} \\ I_{OH} = -50 \ \mu\text{A} \\ I_{OH} = -50 \ \mu\text{A} \\ I_{OH} = -4 \ m\text{A} \\ I_{OH} = -8 \ m\text{A} \end{array}$	2.0 3.0 4.5 3.0 4.5	1.9 2.9 4.4 2.58 3.94	2.0 3.0 4.5 –		1.9 2.9 4.4 2.48 3.80	- - -	1.9 2.9 4.4 2.34 3.66	- - -	V
V _{OL}	Low-Level Output Voltage	$ \begin{array}{l} V_{IN} = V_{IH} \mbox{ or } V_{IL} \\ I_{OL} = 50 \ \mu A \\ I_{OL} = 50 \ \mu A \\ I_{OL} = 50 \ \mu A \\ I_{OL} = 4 \ m A \\ I_{OL} = 8 \ m A \end{array} $	2.0 3.0 4.5 3.0 4.5	- - - -	0.0 0.0 0.0 - -	0.1 0.1 0.36 0.36	- - - -	0.1 0.1 0.44 0.44	- - - -	0.1 0.1 0.52 0.52	V
I _{IN}	Input Leakage Current	V _{IN} = 5.5 V or GND	2.0 to 5.5	-	-	±0.1	-	±1.0	-	±1.0	μΑ
I _{OZ}	3-State Output Leakage Current	V _{OUT} = 0 V to 5.5 V	5.5	-	-	±0.25	-	±2.5	-	±2.5	μΑ
I _{OFF}	Power Off Leakage Current	V _{IN} = 5.5 V or V _{OUT} = 5.5 V	0	-	-	1.0	-	10	-	10	μΑ
I _{CC}	Quiescent Supply Current	V _{IN} = V _{CC} or GND	5.5	-	-	1.0	-	20	-	40	μΑ
I _{CCT}	Increase in Quiescent Supply Current per Input Pin	One Input: V _{IN} = 3.4 V; Other Input at V _{CC} or GND	5.5	-	-	1.35	-	1.5	-	1.65	mA


DC ELECTRICAL CHARACTERISTICS (NLV74VHC1GT125)

						T _A = 25°C –40°C		-40°C ≤ 1	–40°C ≤ T _A ≤ 85°C		$-55^\circ C \leq T_A \leq 125^\circ C$	
Parameter	Conditions	V _{CC} (V)	Min	Тур	Max	Min	Max	Min	Max	Unit		
Propagation Delay,	C _L = 15 pF	3.0 to 3.6	-	4.5	8.0	_	9.5	-	12.0	ns		
	C _L = 50 pF	1	-	6.4	11.5	-	13.0	-	16.0			
, ,	C _L = 15 pF	4.5 to 5.5	-	3.5	5.5	-	6.5	-	8.5			
	C _L = 50 pF	1	-	4.5	7.5	-	8.5	-	10.5			
Output Enable	C _L = 15 pF	3.0 to 3.6	-	4.5	8.0	-	9.5	-	11.5	ns		
Time, OE to Y (Figures 3 and 4)	C _L = 50 pF	1	-	6.4	11.5	-	13.0	-	15.0			
(ga. ee e aa .)	C _L = 15 pF	4.5 to 5.5	-	3.5	5.1	-	6.0	-	8.5			
	C _L = 50 pF	1	-	4.5	7.1	-	8.0	-	10.5			
Output Disable	C _L = 15 pF	3.0 to 3.6	-	6.5	9.7	-	11.5	-	14.5	ns		
(Figures 3 and 4)	C _L = 50 pF	1	-	8.0	13.2	-	15.0	-	18.0			
	C _L = 15 pF	4.5 to 5.5	-	4.8	6.8	-	8.0	-	10.0			
	C _L = 50 pF		-	7.0	8.8	-	10.0	-	12.0			
Input Capacitance			-	4.0	10	-	10	-	10	pF		
Output Capacitance	Output in High Impedance State		-	6.0	-	-	_	_	_	pF		
	Propagation Delay, A to Y (Figures 3 and 4) Output Enable Time, OE to Y (Figures 3 and 4) Output Disable Time, OE to Y (Figures 3 and 4) Input Capacitance	$\begin{array}{c} \mbox{Propagation Delay,} \\ A \ to \ Y \\ (Figures 3 \ and 4) \\ \hline C_L = 15 \ pF \\ \hline C_L = 50 \ p$	$\begin{array}{ c c c c } \hline Propagation Delay, A to Y \\ (Figures 3 and 4) \end{array} & \begin{array}{ c c c } \hline C_L = 15 \ pF \\ \hline C_L = 50 \ pF \\ \hline \hline Dutput Disable \\ \hline Time, \overline{OE} \ to Y \\ (Figures 3 \ and 4) \\ \hline \hline C_L = 50 \ pF \\ \hline \hline C_L = 50 \ pF \\ \hline \hline C_L = 50 \ pF \\ \hline \hline Dutput Capacitance \\ \hline \hline Output Capacitance \\ \hline \hline Output in \\ \hline High \\ Impedance \\ \hline \end{array}$	$\begin{array}{c c c c c c } \mbox{Parameter} & \box{Conditions} & \box{V}_{CC}(V) & \hline Min \\ \hline Min \\ \mbox{Propagation Delay, A to Y \\ (Figures 3 and 4) & \hline C_L = 15 pF & 3.0 to 3.6 & - \\ \hline C_L = 50 pF & 4.5 to 5.5 & - \\ \hline C_L = 50 pF & 4.5 to 5.5 & - \\ \hline C_L = 50 pF & 3.0 to 3.6 & - \\ \hline C_L = 50 pF & 3.0 to 3.6 & - \\ \hline C_L = 50 pF & 4.5 to 5.5 & - \\ \hline C_L = 50 pF & 4.5 to 5.5 & - \\ \hline C_L = 50 pF & 4.5 to 5.5 & - \\ \hline C_L = 50 pF & 4.5 to 5.5 & - \\ \hline C_L = 50 pF & 3.0 to 3.6 & - \\ \hline C_L = 50 pF & 3.0 to 3.6 & - \\ \hline C_L = 50 pF & 3.0 to 3.6 & - \\ \hline C_L = 15 pF & 3.0 to 3.6 & - \\ \hline C_L = 15 pF & 3.0 to 3.6 & - \\ \hline C_L = 15 pF & 4.5 to 5.5 & - \\ \hline C_L = 50 pF & - \\ \hline C_L = 50 pF & - \\ \hline Dutput Disable & - \\ \hline C_L = 50 pF & 4.5 to 5.5 & - \\ \hline C_L = 50 pF & - \\ \hline Dutput Capacitance & Output in \\ \hline High \\ Inpedance & - \\ \hline \end{array}$	$\begin{array}{ c c c c } \mbox{Parameter} & \mbox{Conditions} & \mbox{V}_{CC}(V) & \mbox{Min} & \mbox{Typ} \\ \mbox{Propagation Delay, A to Y} \\ \mbox{A to Y} \\ \mbox{(Figures 3 and 4)} & \mbox{C}_L = 15 \mbox{ pF} & \mbox{3.0 to 3.6} & $	$\begin{array}{ c c c c } \mbox{Parameter} & \mbox{Conditions} & \mbox{V}_{CC}(V) & \mbox{Min} & \mbox{Typ} & \mbox{Max} \\ \mbox{Propagation Delay, A to Y} \\ (Figures 3 and 4) & \box{CL} = 15 pF & \box{3.0 to 3.6} & \box{-} & \box{4.5} & \box{3.0 to 3.6} \\ \hline C_L = 50 pF & \box{4.5 to 5.5} & \box{-} & \box{3.5 to 5.5} \\ \hline C_L = 50 pF & \box{4.5 to 5.5} & \box{-} & \box{4.5 to 5.5} \\ \hline C_L = 50 pF & \box{3.0 to 3.6} & \box{-} & \box{4.5 to 5.5} \\ \hline C_L = 50 pF & \box{3.0 to 3.6} & \box{-} & \box{4.5 to 5.5} \\ \hline C_L = 50 pF & \box{-} & \box{3.0 to 3.6} & \box{-} & \box{4.5 to 5.5} \\ \hline C_L = 50 pF & \box{-} & \box{4.5 to 5.5} & \box{-} & \box{4.5 to 5.5} \\ \hline C_L = 50 pF & \box{-} & \box{4.5 to 5.5} & \box{-} & \box{4.5 to 5.5} \\ \hline C_L = 50 pF & \box{-} & \box{4.5 to 5.5} \\ \hline C_L = 50 pF & \box{-} & \box{-} & \box{4.5 to 5.5} & \box{-} & \box{-} & \box{4.5 to 5.5} & \box{-} & $	$\begin{array}{ c c c c c } \hline Parameter & Conditions & V_{CC}(V) & Min & Typ & Max & Min \\ \hline Propagation Delay, A to Y \\ (Figures 3 and 4) & C_L = 15 pF & 3.0 to 3.6 & - & 4.5 & 8.0 & - & \\ \hline C_L = 50 pF & - & 6.4 & 11.5 & - & \\ \hline C_L = 15 pF & 4.5 to 5.5 & - & 3.5 & 5.5 & - & \\ \hline C_L = 50 pF & - & - & 4.5 & 8.0 & - & \\ \hline C_L = 50 pF & - & - & 4.5 & 8.0 & - & \\ \hline C_L = 50 pF & - & - & 4.5 & 8.0 & - & \\ \hline C_L = 50 pF & - & - & 4.5 & 8.0 & - & \\ \hline C_L = 50 pF & - & - & 4.5 & 8.0 & - & \\ \hline C_L = 50 pF & - & - & 6.4 & 11.5 & - & \\ \hline C_L = 50 pF & - & 6.4 & 11.5 & - & \\ \hline C_L = 50 pF & - & 6.4 & 11.5 & - & \\ \hline C_L = 50 pF & - & 6.4 & 11.5 & - & \\ \hline C_L = 50 pF & - & - & 4.5 & 5.1 & - & \\ \hline C_L = 50 pF & - & - & 4.5 & 5.1 & - & \\ \hline C_L = 50 pF & - & - & 4.5 & 9.7 & - & \\ \hline C_L = 50 pF & - & - & 8.0 & 13.2 & - & \\ \hline C_L = 15 pF & 4.5 to 5.5 & - & 4.8 & 6.8 & - & \\ \hline C_L = 50 pF & - & - & 4.8 & 6.8 & - & \\ \hline Dutput Disable & - & C_L = 50 pF & - & - & 4.8 & 6.8 & - & \\ \hline Dutput Capacitance & - & - & - & 4.0 & 10 & - & \\ \hline Dutput Capacitance & Output in & \\ \hline High & Inpedance & - & & 6.0 & - & - & \\ \hline \end{array}$	$\begin{array}{ c c c c c } \hline Parameter & Conditions & V_{CC}(V) & Min & Typ & Max & Min & Max \\ \hline Propagation Delay, A to Y \\ (Figures 3 and 4) & C_L = 15 pF & 3.0 to 3.6 & - & 4.5 & 8.0 & - & 9.5 \\ \hline C_L = 50 pF & - & 6.4 & 11.5 & - & 13.0 \\ \hline C_L = 15 pF & 4.5 to 5.5 & - & 6.5 \\ \hline C_L = 50 pF & - & - & 3.5 & 5.5 & - & 6.5 \\ \hline C_L = 50 pF & - & - & 4.5 & 8.0 & - & 9.5 \\ \hline C_L = 50 pF & - & - & 4.5 & 7.5 & - & 8.5 \\ \hline Output Enable \\ Time, OE to Y \\ (Figures 3 and 4) & C_L = 15 pF & 3.0 to 3.6 & - & 4.5 & 8.0 & - & 9.5 \\ \hline C_L = 50 pF & - & - & 6.4 & 11.5 & - & 13.0 \\ \hline C_L = 50 pF & - & - & 6.4 & 11.5 & - & 13.0 \\ \hline C_L = 50 pF & - & - & 6.4 & 11.5 & - & 13.0 \\ \hline C_L = 50 pF & - & - & 6.5 & 5.1 & - & 6.0 \\ \hline C_L = 50 pF & - & - & 4.5 & 5.1 & - & 6.0 \\ \hline C_L = 50 pF & - & - & 4.5 & 9.7 & - & 11.5 \\ \hline C_L = 50 pF & - & - & 6.5 & 9.7 & - & 11.5 \\ \hline C_L = 50 pF & - & - & 6.5 & 9.7 & - & 11.5 \\ \hline C_L = 50 pF & - & - & 8.0 & 13.2 & - & 15.0 \\ \hline C_L = 15 pF & 4.5 to 5.5 & - & 4.8 & 6.8 & - & 8.0 \\ \hline C_L = 15 pF & 4.5 to 5.5 & - & 4.8 & 6.8 & - & 8.0 \\ \hline Dutput Disable \\ Time, OE to Y \\ (Figures 3 and 4) & - & - & 10. \\ \hline Dutput Capacitance & - & - & - & - & - & - \\ \hline Dutput Capacitance & - & - & - & - & - & - & - \\ \hline Dutput Capacitance & - & - & - & - & - & - & - & - & - \\ \hline Dutput Capacitance & - & - & - & - & - & - & - & - & - & $	$\begin{array}{ c c c c c } \hline Parameter & Conditions & V_{CC}(V) & Min & Typ & Max & Min & Max & Min \\ \hline Propagation Delay, A to Y (Figures 3 and 4) & C_L = 15 pF & 3.0 to 3.6 & -4 & 4.5 & 8.0 & & 9.5 & & 0.5 $	$\begin{array}{ c c c c c c } \hline Parameter & Conditions & V_{CC}(V) & Min & Typ & Max & Min & Max & Min & Max \\ \hline Propagation Delay, A to Y \\ A to Y \\ (Figures 3 and 4) & \hline C_{L} = 15 pF \\ A to Y \\ (Figures 3 and 4) & \hline C_{L} = 50 pF & \hline & & & & & & & & & & & & & & & & & $		

AC ELECTRICAL CHARACTERISTICS

		Typical @ 25°C, V_{CC} = 5.0 V	
C _{PD}	Power Dissipation Capacitance (Note 5)	8.0	pF

5. C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{CC(OPR)} = C_{PD} \bullet V_{CC} \bullet f_{in} + I_{CC}$. C_{PD} is used to determine the no–load dynamic power consumption; $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$.




 R_T is Z_{OUT} of pulse generator (typically 50 Ω)

f = 1 MHz

Test	Switch Position	C _L , pF	R_{L}, Ω
t _{PLH} / t _{PHL}	Open	See AC Characteristics Table	Х
t _{PLZ} / t _{PZL}	V _{CC}		1 k
t _{PHZ} / t _{PZH}	GND		1 k

X = Don't Care






Figure 4. Switching Waveforms

		V _m o		
V _{CC} , V	V _{mi} , V	t _{PLH} , t _{PHL}	t _{PZL} , t _{PLZ} , t _{PZH} , t _{PHZ}	V _Y , V
3.0 to 3.6	V _{CC} /2	V _{CC} /2	V _{CC} /2	0.3
4.5 to 5.5	V _{CC} /2	V _{CC} /2	V _{CC} /2	0.3

ORDERING INFORMATION


Device	Packages	Specific Device Code	Pin 1 Orientation (See below)	Shipping [†]
M74VHC1G125DFT1G-L22038	SC-88A	W0	Q2	3000 / Tape & Reel
M74VHC1G125DFT2G-L22038	SC-88A	W0	Q4	3000 / Tape & Reel
NLVVHC1G125DFT1G*	SC-88A	W0	Q2	3000 / Tape & Reel
M74VHC1GT125DF2G-L22038	SC-88A	W1	Q4	3000 / Tape & Reel
NLVVHC1GT125DF1G*	SC-88A	W1	Q2	3000 / Tape & Reel
NLVVHC1GT125DF2G*	SC-88A	W1	Q4	3000 / Tape & Reel
M74VHC1G125DTT1G	TSOP-5	W0	Q4	3000 / Tape & Reel
M74VHC1GT125DT1G	TSOP-5	W1	Q4	3000 / Tape & Reel
NLVVHC1GT125DT1G*	TSOP-5	W1R	Q4	3000 / Tape & Reel
MC74VHC1G125P5T5G-L22088	SOT-953	Т	Q2	8000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

Pin 1 Orientation in Tape and Reel

Direction of Feed



onsemí



SC-88A (SC-70-5/SOT-353) CASE 419A-02 ISSUE M


NDTES: 1. DIM


2.


З.


4.

DATE 11 APR 2023









RECOMMENDED MOUNTING FOOTPRINT

 For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

лтм	MILLIMETERS		
UII U	MIN.	NDM.	MAX.
Α	0.80	0.95	1.10
A1			0.10
A3	0.20 REF		
b	0.10	0.20	0.30
C	0.10		0.25
D	1.80	2.00	2.20
E	2.00	2.10	2.20
E1	1.15	1.25	1.35
e	0.65 BSC		
L	0.10	0.15	0.30

DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH,

PROTRUSIONS, OR GATE BURRS.MOLD FLASH, PROTRUSIONS,

OR GATE BURRS SHALL NOT EXCEED 0.1016MM PER SIDE.

CONTROLLING DIMENSION: MILLIMETERS 419A-01 DBSDLETE, NEW STANDARD 419A-02

GENERIC MARKING





*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

(Note: Microdot may be in either location)

DOCUMENT NUMBER: 98ASB42984B Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. DESCRIPTION: SC-88A (SC-70-5/SOT-353) PAGE 1 OF 1	PIN 1. EMITTER 2 2. BASE 2 3. EMITTER 1 4. COLLECTOR 5. COLLECTOR 2/BASE 1	PIN 1. BASE 2. EMITTER 3. BASE 4. COLLECTOR 1 5. COLLECTOR	PIN 1. CATHODE 2. COLLECTOR 3. N/C 4. BASE 5. EMITTER	PIN 1. ANODE 2. CATHODE 3. ANODE 4. ANODE 5. ANODE	style callout. If style t out in the datasheet i datasheet pinout or p	refer to the device
DESCRIPTION: SC-88A (SC-70-5/SOT-353) PAGE 1 OF 1	DOCUMENT NUMBER:	98ASB42984B				
	DESCRIPTION:	SC-88A (SC-70-	5/SOT-353)			PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

XXX = Specific Device Code

M = Date Code = Pb-Free Package





DOCUMENT NUMBER:	98ARB18753C	BARB18753C Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	TSOP-5		PAGE 1 OF 1		
ON Semiconductor and () are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.					

SCALE 4:1


5X L3

5X L2

PACKAGE OUTLINE

0.35 PITCH





DATE 02 AUG 2011

- NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF THE BASE MATERIAL. 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	MILLIMETERS		
DIM	MIN	NOM	MAX
Α	0.34	0.37	0.40
b	0.10	0.15	0.20
С	0.07	0.12	0.17
D	0.95	1.00	1.05
E	0.75	0.80	0.85
е	0.35 BSC		
ΗE	0.95	1.00	1.05
L	0.175 REF		
L2	0.05	0.10	0.15
L3			0.15


GENERIC **MARKING DIAGRAM***

= Specific Device Code

= Month Code

*This information is generic. Please refer to device data sheet for actual part

Pb-Free indicator, "G" or microdot " .", may or may not be present.



DIMENSIONS: MILLIMETERS

1.20

DOCUMENT NUMBER:	98AON26457D Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOT-953 PAGE 1 0				
ON Semiconductor and () are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the					

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative