


## Three phase full Bridge

with Trench MOSFETs in DCB-isolated high-current package

V <sub>DSS</sub>	=	75	V
I <sub>D25</sub>	=	180	Α
R <sub>DSon typ.</sub>	=	2.2	$\mathbf{m}\Omega$

Part number MTC120WX75GD



#### Features / Advantages:

- MOSFETs in trench technology:
  - Iow R<sub>DSon</sub>
- optimized intrinsic reverse diode
- Package:
  - high level of integration
  - high current capability
  - aux. terminals for MOSFET control - terminals for soldering or welding connections
  - isolated DCB ceramic base plate with optimized heat transfer
- · Space and weight savings

### **Applications:**

- AC drives
- · in automobiles
- electric power steering
- starter generator
- · in industrial vehicles
  - propulsion drives
  - fork lift drives
- · in battery supplied equipment

#### Package: ISOPLUS-DIL®

- High level of integration
- RoHS compliant
- High current capability
- Aux. Terminals
  - for MOSFET control
- Terminals for soldering or welding connections
- · Space and weight savings

#### Terms & Conditions of usage

The data contained in this product data sheet is exclusively intended for technically trained staff. The user will have to evaluate the suitability of the product for the intended application and the completeness of the product data with respect to his application. The specifications of our components may not be considered as an assurance of component characteristics. The information in the valid application- and assembly notes must be considered. Should you require product information in excess of the data given in this product data sheet or which concerns the specific application of your product, please contact your local sales office.

Due to technical requirements our product may contain dangerous substances. For information on the types in question please contact your local sales office. Should you intend to use the product in aviation, in health or life endangering or life support applications, please notify. For any such application we urgently recommend - to perform joint risk and quality assessments;

the conclusion of quality agreements;
to establish joint measures of an ongoing product survey, and that we may make delivery dependent on the realization of any such measures.

IXYS reserves the right to change limits, test conditions and dimensions.

© 2017 IXYS All rights reserved




MOSFETs		Ratings					
Symbol	Definitions	Conditions		min.	typ.	max.	Uni
V <sub>DSS</sub>	drain source breakdown voltage	$T_{VJ} = 2$	5°C to 150°C			75	١
V <sub>GS</sub> V <sub>GSM</sub>	gate source voltage max. transient gate source voltage					±15 ±20	\ \
I <sub>D25</sub> I <sub>D80</sub> I <sub>D100</sub>	continuous drain current		$\begin{array}{rcl} T_{\rm C} &=& 25^{\circ}{\rm C} \\ T_{\rm C} &=& 80^{\circ}{\rm C} \\ T_{\rm C} &=& 100^{\circ}{\rm C} \end{array}$			180 144 128	l l l
R <sub>DS(on)</sub> <sup>1)</sup>	static drain source on resistance	on chip level at $I_D = 100 \text{ A}$ ; $V_{GS} = 10 \text{ V}$	$T_{VJ} = 25^{\circ}C$ $T_{VJ} = 125^{\circ}C$		2.2 3.7	3.1	۲ m
V <sub>GS(th)</sub>	gate threshold voltage	$I_{\rm D} = 1 \text{ mA}; V_{\rm DS} = V_{\rm GS}$	T <sub>vj</sub> = 25°C	2.0		4.0	\
I <sub>DSS</sub>	drain source leakage current	$V_{\text{DS}} = V_{\text{DSS}}; V_{\text{GS}} = 0 \text{ V}$	$T_{VJ} = 25^{\circ}C$ $T_{VJ} = 125^{\circ}C$		50	1	μA μA
I <sub>GSS</sub>	gate source leakage current	$V_{GS} = \pm 20 \text{ V}; V_{DS} = 0 \text{ V}$	~			500	nA
R <sub>G</sub>	gate resistance	on chip level					Ω
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	input capacitance output capacitance reverse transfer capacitance	$V_{GS} = 0 V; V_{DS} = 25 V; f = 1 Mhz$			10.5 1.17 125		nF nF pF
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	total gate charge gate source charge gate drain (Miller) charge	$V_{GS} = 10 \text{ V}; V_{DS} = 28 \text{ V}_{0} \text{ I}_{D} = 100 \text{ A}$			178 53 41		nC nC nC
t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub> E <sub>on</sub> E <sub>off</sub>	turn-on delay time current rise time turn-off delay time current fall time turn-on energy per pulse turn-off energy per pulse	inductive load $V_{GS} = 10 V; V_{DS} = 24 V$ $I_D = 100 A; R_g = 39 \Omega$	T <sub>vJ</sub> = 125°C				ns ns ns mJ mJ
E <sub>rec(off)</sub>	turn-off reverse recovery losses						mJ
<b>R</b> <sub>thJC</sub>	thermal resistance junction to case					0.7	
<b>R</b> <sub>thJH</sub>	thermal resistance junction to heatsink		st setup)		1.0		K/W
		<sup>1)</sup> $V_{DS} = I_D \cdot (R_{DS(on)} + 2 \cdot R_{Pin \text{ to Chip}})$				1	
Source-D	Drain Diode					1	
I <sub>F25</sub> I <sub>F80</sub> I <sub>F100</sub>	forward current	$V_{GS} = 0 V$	$\begin{array}{rcl} T_{\rm C} &=& 25^{\circ}{\rm C} \\ T_{\rm C} &=& 80^{\circ}{\rm C} \\ T_{\rm C} &=& 100^{\circ}{\rm C} \end{array}$			180 134 106	А А А
V <sub>SD</sub>	source drain voltage	$I_{F} = 100 \text{ A}; V_{GS} = 0 \text{ V}$	$T_{VJ} = 25^{\circ}C$		0.9	1.2	V
Q <sub>RM</sub> I <sub>RM</sub> t <sub>rr</sub>	reverse recovery charge max. reverse recovery current reverse recovery time	V <sub>R</sub> = 24 V; I <sub>F</sub> = 100 A di/dt = 800 A/µs	$T_{vJ} = 125^{\circ}C$				μC A ns




## MTC120WX75GD


Package ISOPLUS-DIL®			Ratings				
Symbol	Definitions	Conditions		min.	typ.	max.	Unit
I <sub>RMS</sub>	RMS current	(L1+L3+, L1l may be additiona (PCB tracks)	per pin in main current paths (L1+L3+, L1L3-, L1L3) may be additionally limited by external connections (PCB tracks) 2 pins for output L1, L2, L3			75	A
T <sub>stg</sub>	storage temperature			-55		125	°C
T <sub>VJM</sub>	virtual junction temperature			-55		175	°C
Weight					25		g
Fc	mounting force with clip			50		250	N
VISOL	isolation voltage	t = 1 second	$-$ 50/60 Hz, RMS, I <sub>ISOL</sub> $\leq$ 1 mA	1200			V
		t = 1 minute		1000			V
R <sub>pin-chip</sub>	resistance terminal to chip	$V_{\text{DS}} = I_{\text{D}} \cdot (R_{\text{DS(on)}}$	$V_{DS} = I_{D} \cdot (R_{DS(on)} + 2 \cdot R_{pin \text{ to chip}})$		0.5		mΩ
C <sub>P</sub>	coupling capacity	between shorted pins and back side metallization			160		pF



IXYS reserves the right to change limits, test conditions and dimensions.

# **L**IXYS





IXYS reserves the right to change limits, test conditions and dimensions.