# XIAMEN PRECISE DISPLAY CO., LTD.

Dot matrix OLED display module

P/N:PGO12864B-W

# 1. FUNCTIONS & FEATURES

Features

- Display Mode: Passive Matrix
- Number of Pixels:  $128 \times 64$  dots
- Display Color: Monochrome (White)
- Drive Duty: 1/64 Duty
- Driver IC: SH1106
- IIC Interface

## 2. MECHANICAL SPECIFICATIONS

ITEM	SPECIFICATIONS	UNIT
Module Size	35. 40L*33. 50W*2. 70 (MAX) H	mm
View Area	29.42*14.70	mm
Effective Area	128*64	dots
Pixel Pitch	0. 23*0. 23	mm
Pixel Size	0. 21*0. 21	mm

# **3. EXTERNAL DIMENSIONS**

Ω	н <del>ь</del>	ω	i0	Ŀ.	5									
二作活意:	Interface:	二作电压:	Driver IC:	Colar:		LCC21 M	+ II an	-			33,50	5 25 2.50	7 8 1	
– 40~ H30°C	I2c	5. 31/51	E11066	White		17田4.21		0 -14 00 - 0	- 20	3	28 50 14 70 123/64 poes 23 42x14.7mm	0- Active area 1 3'OLED	<b>GC</b>	2,90 2,50
								12222						1.270
DRAVING MUNBER	PART NAME	PRODUCTNUMBER	CONPANY						Scale (10:1)	Detail "A"	9		0.23	
	170					7		5	44	ω	2	F	Pin	
	円					ß	8	RSI	AC S	SCL	236	GND	Symbol	
						τ¢								





# 5. POWER SUPPLY



# 6. PIN DESCRIPTION

SPI:

ITE	SYNBOL.	LEVEL.	
1	GND	ΟV	
2	VCC	3.3♥/5♥	
3	SCL	H/L	
4	SDA	H/L	
5	RST	H/L	
6	DC	H/L	
7	CS	H/L	

#### 7. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage for Logic	Vdd	-0.3	4	V	1, 2
Supply Voltage for Display	Vcc	0	11	V	1, 2
Supply Voltage for DC/DC	VDDB	-0.3	5	V	1, 2
Operating Temperature	Тор	-40	70	°C	-
Storage Temperature	Tst	-40	85	°C	-
Life Time (120 cd/mm)		10,000	-	hour	4
Life Time (80 cd/mm)		30,000	-	hour	4
Life Time (60 cd/mm)		50,000	-	hour	4

Note 1: All the above voltages are on the basis of "Vss = 0V''.

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3. "Optics & Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

Note 3: The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be  $80^{\circ}$  C.

Note 4:  $V_{CC} = 9.0V$ ,  $T_a = 25^{\circ}C$ , 50% Checkerboard.

Software configuration follows Section 4.4 Initialization.

End of lifetime is specified as 50% of initial brightness reached. The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

# **8. ELECTRICAL CHARACTERISTICS**

Characteristics	Symbol	Condition	Min	ТҮР	Max	Unit
Supply Voltage for Logic	VDD		1.65	2.8	3.3	V
Supply Voltage for Display (Supplied Externally)	VCC	Note 5 (Internal DC/DC Disable)	8.5	9.0	9.5	V
Supply Voltage for DC/DC	VDDB	Internal DC/DC Enable	3.5	-	4.2	V
Supply Voltage for Display (Generated by Internal DC/DC)	VCC	Note 6 (Internal DC/DC Enable)	7.0	-	7.5	V
High Level Input	VIH	IOUT = 100μA, 3.3MHz	0.8×VD D	-	VDD	V
Low Level Input	VIL	IOUT = 100μA, 3.3MHz	0	-	0.2×VD D	V
High Level Output	VOH	IOUT = 100μA, 3.3MHz	0.9×VD D	-	VDD	V
Low Level Output	VOL	IOUT = 100µA, 3.3MHz	0	-	0.1×VD D	V

Operating Current for VDD	IDD		-	180	300	μΑ
Operating Current for VCC		Note 7	-	5.1	6.4	mA
(VCC Supplied Externally)	ICC	Note 8	-	7.3	9.1	mA
		Note 9	-	12.3	15.4	mA
Operating Current for VDDB		Note 10	-	13.0	16.3	mA
(VCC Generated by Internal	IDDB	Note 11	-	18.8	23.5	mA
DC/DC)		Note 12	-	25.6	32.0	mA
Sleep Mode Current for VDD	IDD,			1	5	
	SLEEP		-	1	5	μΑ
Sleep Mode Current for VCC	ICC,			2	10	
	SLEEP		-		10	μΑ

Note 5 & 6: Brightness (Lbr) and Supply Voltage for Display (VCC) are subject to the change of the panel

characteristics and the customer's request.

Note 7: VDD = 2.8V, VCC = 9.0V, 30% Display Area Turn on.

Note 8: VDD = 2.8V, VCC = 9.0V, 50% Display Area Turn on.

Note 9: VDD = 2.8V, VCC = 9.0V, 100% Display Area Turn on.

Note 10: VDD = 2.8V, VCC = 7.25V, 30% Display Area Turn on.

Note 11: VDD = 2.8V, VCC = 7.25V, 50% Display Area Turn on.

Note 12: VDD = 2.8V, VCC = 7.25V, 100% Display Area Turn on.

### 9. Optical Characteristics

Characteristics	Symbol	Condition	Min.	Тур.	Max.	Unit
Brightness (VCC Supplied Externally)	Lbr	Note 5	100	120	-	cd/mm
Brightness (VCC Generated by Internal DC/DC)	Lbr	Note 6	70	90	-	cd/mm
C.I.E. (White)	(x) (y)	C.I.E. 1931	0.25 0.27	0.29 0.31	0.33 0.35	
Dark Room Contrast	CR		-	>10,000:1	-	
Viewing Angle			-	Free	-	degree

\* Optical measurement taken at VDD = 2.8V, VCC = 9V & 7.25V. Software configuration follows Section 4.4 Initialization.

### **10. COMMAND TABLE**

#### Built - in SH1106 controller.

(D/C#=0, R/W#(WR#) = 0, E(RD#=1) unless specific setting is stated)

1. Fu	. Fundamental Command Table														
D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description				
0	81	1	0	0	0	0	0	0	1	Set Contrast Control	Double byte command to select 1 out of 256				
0	A[7:0]	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>		contrast steps. Contrast increases as the value				
											increases.				
											(RESET = 7Fh)				
0	A4/A5	1	0	1	0	0	1	0	X <sub>0</sub>	Entire Display ON	A4h, X <sub>0</sub> =0b: Resume to RAM content display				
											(RESET)				
											Output follows RAM content				
											A5h, $X_0$ =1b: Entire display ON				
											Output ignores RAM content				
0	A6/A7	1	0	1	0	0	1	1	$X_0$	Set Normal/Inverse	A6h, X[0]=0b: Normal display (RESET)				
										Display	0 in RAM: OFF in display panel				
											1 in RAM: ON in display panel				
											A7h, X[0]=1b: Inverse display				
											0 in RAM: ON in display panel				
											1 in RAM: OFF in display panel				
0	AE	1	0	1	0	1	1	1	$X_0$	Set Display ON/OFF	AEh, X[0]=0b:Display OFF (sleep mode)				
	AF										(RESET)				
											AFh X[0]=1b:Display ON in normal mode				

2. Sc	2. Scrolling Command Table												
D/C	#Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description		
0	26/27	0	0	1	0	0	1	1	$X_0$	Continuous	26h, X[0]=0, Right Horizontal Scroll		
0	A[7:0]	0	0	0	0	0	0	0	0	Horizontal Scroll	27h, X[0]=1, Left Horizontal Scroll		
0	B[2:0]	*	*	*	*	*	B <sub>2</sub>	$\mathbf{B}_1$	$B_0$	Setup	(Horizontal scroll by 1 column)		
0	C[2:0]	*	*	*	*	*	C <sub>2</sub>	$C_1$	C <sub>0</sub>		A[7:0] : Dummy byte (Set as 00h)		
0	D[2:0]	*	*	*	*	*	D <sub>2</sub>	$D_1$	$D_0$		B[2:0] : Define start page address		
0	E[7:0]	0	0	0	0	0	0	0	0		000b – PAGE0 011b – PAGE3 110b – PAGE6		
0	F[7:0]	1	1	1	1	1	1	1	1		001b – PAGE1 100b – PAGE4 111b – PAGE7		
	1										010b – PAGE2  101b – PAGE5		
											C[2:0]: Set time interval between each scroll step in		
											terms of frame frequency		
											000b - 5 frames $100b - 3$ frames		
											$001b - 64 \text{ frames} \qquad 101b - 4 \text{ frames}$		
											010b – 128 frames 110b – 25 frame		
											011b - 256 frames $111b - 2$ frame		
											D[2:0] : Define end page address		
											000b – PAGE0 011b – PAGE3 110b – PAGE6		
											001b – PAGE1 100b – PAGE4 111b – PAGE7		
											010b – PAGE2  101b – PAGE5		
											The value of D[2:0] must be larger or equal		
											to B[2:0]		
											E[7:0] : Dummy byte (Set as 00h)		
											F[7:0] : Dummy byte (Set as FFh)		
			-										
0	29/2A	0	0		0	1	0	$X_1$	$X_0$	Continuous	29h, $X_1X_0=01b$ : Vertical and Right Horizontal Scroll		
0	A[2:0]	0	0	0	0	0	0	0	0	Vertical and	$2Ah, X_1X_0=10b$ : Vertical and Left Horizontal Scroll		
0	B[2:0]	*	*	*	*	*	$B_2$	$\mathbf{B}_1$	$B_0$	Horizontal Scroll	(Horizontal scroll by 1 column)		
0	C[2:0]	*	*	*	*	*	$C_2$	$C_1$	$C_0$	Setup	A[7:0] : Dummy byte		
0	D[2:0]	*	*	*	*	*	$D_2$	$D_1$	$D_0$		P[2:0] · Define start page address		
0	E[5:0]	*	*	$E_5$	$E_4$	$E_3$	$E_2$	$E_1$	E <sub>0</sub>		DOOD DAGEO 011b DAGE2 110b DAGE6		
											$\begin{array}{c} 0000 - FAGE0 0110 - FAGE3 1100 - FAGE0 \\ 001b  PAGE1 100b  PAGE4 111b  PAGE7 \\ \end{array}$		
											$\begin{array}{c} 0010 - FAGE1 1000 - FAGE4 1110 - FAGE7 \\ 010b  PAGE2 101b  PAGE5 \\ \end{array}$		
											0100 - PAGE2 [1010 - PAGE5 ]		
											C[2:0] · Set time interval between each scroll step in		
											terms of frame frequency		
											000b = 5 frames $100b = 3$ frames		
											001b - 64 frames $101b - 4$ frames		
											010b - 128  frames 110b - 25 frame		
											0100 - 120 frames $1100 - 25$ frame		
											0110 - 250 frames $1110 - 2$ frame		
											D[2:0] : Define end page address		
											$D_{12.01}$ . Define end page address $D_{000b} = PAGE0 011b = PAGE2 110b = PAGE6$		
											$\begin{array}{c} 0000 - 1AGE0 0110 - 1AGE5 1100 - 1AGE0 \\ 001b - PAGE1 100b - PAGE4 111b - PAGE7 \\ \end{array}$		
											$\begin{bmatrix} 0010 - FAGE1   1000 - FAGE4   1110 - FAGE7 \\ 010b   PAGE2   101b   PAGE5 \end{bmatrix}$		
											$\frac{ 0100 - FAOE2  010 - FAOE2 }{\text{The value of D[2:0] must be larger or accel}}$		
											to P[2:0]		
											10 B[2:0]		
											E[5:0] · Vertical scrolling offset		
											E[5:0]. vertical scrolling offset a $\alpha$ $E[5:0] = 0.1b$ refer to affect $= 1$ revu		
											E.g. $E[5:0] = 3$ Fb refer to offset = 62 rows		
											Note		
											<sup>(1)</sup> No continuous vertical scrolling is available		
											the continuous vertical scronning is available.		

2. Sci	2. Scrolling Command Table												
D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description		
0	2E	0	0	1	0	1	1	1	0	Deactivate scroll	Stop scrolling that is configured by command 26h/27h/29h/2Ah. <b>Note</b> <sup>(1)</sup> After sending 2Eh command to deactivate the scrolling action, the ram data needs to be rewritten.		
0	2F	0	0	1	0	1	1	1	1	Activate scroll	Start scrolling that is configured by the scrolling setup commands :26h/27h/29h/2Ah with the following valid sequences: Valid command sequence 1: 26h ;2Fh. Valid command sequence 2: 27h ;2Fh. Valid command sequence 3: 29h ;2Fh. Valid command sequence 4: 2Ah ;2Fh. For example, if "26h; 2Ah; 2Fh." commands are issued, the setting in the last scrolling setup command, i.e. 2Ah in this case, will be executed. In other words, setting in the last scrolling setup command overwrites the setting in the previous scrolling setup commands.		
0 0 0	A3 A[5:0] B[6:0]	1 **	0 * B <sub>6</sub>	1 A <sub>5</sub> B <sub>5</sub>	0 A <sub>4</sub> B <sub>4</sub>	0 A <sub>3</sub> B <sub>3</sub>	0 A <sub>2</sub> B <sub>2</sub>	1 A <sub>1</sub> B <sub>1</sub>		Set Vertical Scrol Area	<ul> <li>IA[5:0] : Set No. of rows in top fixed area. The No. of rows in top fixed area is referenced to the top of the GDDRAM (i.e. row 0).[RESET = 0]</li> <li>B[6:0] : Set No. of rows in scroll area. This is the number of rows to be used for vertical scrolling. The scroll area starts in the first row below the top fixed area. [RESET = 64]</li> <li>Note <sup>(1)</sup> A[5:0]+B[6:0] &lt;= MUX ratio <sup>(2)</sup> B[6:0] &lt;= MUX ratio <sup>(3)</sup> Vertical scrolling offset (E[5:0] in 29h/2Ah) &lt; B[6:0] <sup>(3b)</sup> Set Display Start Line (X<sub>5</sub>X<sub>4</sub>X<sub>3</sub>X<sub>2</sub>X<sub>1</sub>X<sub>0</sub> of 40h~7Fh) &lt; B[6:0] <sup>(4)</sup> The last row of the scroll area shifts to the first row of the scroll area. <sup>(5)</sup> For 64d MUX display A[5:0] = 0, B[6:0] &lt; 64 : top area scrolls A[5:0] + B[6:0] &lt; 64 : central area scrolls A[5:0] + B[6:0] = 64 : bottom area scrolls </li> </ul>		

3. A	ddressi	ng Set	tting (	Comn	nand [	<b>Fable</b>					
D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	00~0F	0	0	0	0	X <sub>3</sub>	X <sub>2</sub>	X <sub>1</sub>	X <sub>0</sub>	Set Lower Column Start Address for Page Addressing Mode	Set the lower nibble of the column start address register for Page Addressing Mode using X[3:0] as data bits. The initial display line register is reset to 0000b after RESET. <b>Note</b>
											" This command is only for page addressing mode

3.	3. Addressing Setting Command Table												
D/C	C# Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description		
0	10~1F	0	0	0	1	X <sub>3</sub>	$X_2$	$X_1$	$X_0$	Set Higher Column	Set the higher nibble of the column start address		
										Start Address for	register for Page Addressing Mode using X[3:0]		
										Page Addressing	as data bits. The initial display line register is		
										Mode	reset to 0000b after RESET.		
											Note		
	1000										<sup>(1)</sup> This command is only for page addressing mode		
0	20	0	0	1	0	0	0	0	0	Set Memory	A[1:0] = 00b, Horizontal Addressing Mode		
0	A[1:0]	*	*	*	*	*	*	$A_1$	$A_0$	Addressing Mode	A[1:0] = 01b, Vertical Addressing Mode		
											A[1:0] = 10b, Page Addressing Mode (RESET)		
											A[1:0] = 11b, Invalid		
					-		0			a			
0	21	0			0		0			Set Column Address	Setup column start and end address		
0	A[6:0]	*	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	$A_2$	$A_1$	A <sub>0</sub>		A[6:0]: Column start address, range : 0-12/d,		
0	B[6:0]	*	$B_6$	$B_5$	$B_4$	$  B_3  $	$B_2$	$B_1$	$\mathbf{B}_0$		(RESE1=0d)		
											D[6:0]: Column and address range : 0 127d		
											(DESET = 127d)		
											(RESET - 1270)		
											<sup>(1)</sup> This command is only for horizontal or vertical		
											addressing mode.		
0	22	0	0	1	0	0	0	1	0	Set Page Address	Setup page start and end address		
0	A[2:0]	*	*	*	*	*	$A_2$	A	$A_0$		A[2:0] : Page start Address, range : 0-7d,		
0	B[2:0]	*	*	*	*	*	$\mathbf{B}_2$	B <sub>1</sub>	B <sub>0</sub>		(RESET = 0d)		
							-				B[2:0] : Page end Address, range : 0-7d,		
											(RESET = 7d)		
											Note		
											<sup>(1)</sup> This command is only for horizontal or vertical		
_											addressing mode.		
0	B0~B7		0			0	$X_2$	$X_1$	$X_0$	Set Page Start	Set GDDRAM Page Start Address		
										Address for Page	(PAGE0~PAGE/) for Page Addressing Mode		
										Addressing Mode	using $X[2:0]$ .		
											Noto		
											<sup>(1)</sup> This command is only for page addressing mode		

4. <b>H</b> a	Hardware Configuration (Panel resolution & layout related) Command Table												
D/C#	#Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description		
0	40~7F	0	1	X <sub>5</sub>	X <sub>4</sub>	X <sub>3</sub>	X <sub>2</sub>	X <sub>1</sub>	X <sub>0</sub>	Set Display Start Line	Set display RAM display start line register from 0-63 using $X_5X_3X_2X_1X_0$ . Display start line register is reset to 000000b during RESET.		
0	A0/A1	1	0	1	0	0	0	0	X <sub>0</sub>	Set Segment Re-map	A0h, X[0]=0b: column address 0 is mapped to SEG0 (RESET) A1h, X[0]=1b: column address 127 is mapped to SEG0		
0 0	A8 A[5:0]	1 *	0 *	1 A <sub>5</sub>	0 A <sub>4</sub>	1 A <sub>3</sub>	0 A <sub>2</sub>	0 A <sub>1</sub>	0 A <sub>0</sub>	Set Multiplex Ratio	Set MUX ratio to N+1 MUX N=A[5:0] : from 16MUX to 64MUX, RESET= 111111b (i.e. 63d, 64MUX) A[5:0] from 0 to 14 are invalid entry.		

4. <b>H</b> a	. Hardware Configuration (Panel resolution & layout related) Command Table												
D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description		
0	C0/C8	1	1	0	0	X <sub>3</sub>	0	0	0	Set COM Output Scan Direction	C0h, X[3]=0b: normal mode (RESET) Scan from COM0 to COM[N -1] C8h, X[3]=1b: remapped mode. Scan from COM[N-1] to COM0 Where N is the Multiplex ratio.		
0 0	D3 A[5:0]	1 *	1 *	0 A5	1 A <sub>4</sub>	0 A <sub>3</sub>	0 A <sub>2</sub>	1 A <sub>1</sub>	1 A <sub>0</sub>	Set Display Offset	Set vertical shift by COM from 0d~63d The value is reset to 00h after RESET.		
0 0	DA A[5:4]	1 0	1 0	0 A <sub>5</sub>	1 A <sub>4</sub>	1 0	00	1 1	0 0	Set COM Pins Hardware Configuration	<ul> <li>A[4]=0b, Sequential COM pin configuration</li> <li>A[4]=1b(RESET), Alternative COM pin configuration</li> <li>A[5]=0b(RESET), Disable COM Left/Right remap</li> <li>A[5]=1b, Enable COM Left/Right remap</li> </ul>		

5. Ti	. Timing & Driving Scheme Setting Command Table												
D/C#	#Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description		
0	D5 A[7:0]	1 A <sub>7</sub>	1 A <sub>6</sub>	0 A <sub>5</sub>	1 A <sub>4</sub>	0 A <sub>3</sub>	1 A <sub>2</sub>	0 A <sub>1</sub>	1 A <sub>0</sub>	Set Display Clock Divide Ratio/Oscillator Frequency	<ul> <li>A[3:0] : Define the divide ratio (D) of the display clocks (DCLK): Divide ratio= A[3:0] + 1, RESET is 0000b (divide ratio = 1)</li> <li>A[7:4] : Set the Oscillator Frequency, F<sub>OSC</sub>. Oscillator Frequency increases with the value of A[7:4] and vice versa. RESET is 1000b Range:0000b~1111b Frequency increases as setting value increases.</li> </ul>		
0	D9 A[7:0]	1 A <sub>7</sub>	1 A <sub>6</sub>	0 A5	1 A <sub>4</sub>	1 A <sub>3</sub>	0 A <sub>2</sub>	0 A <sub>1</sub>	1 A <sub>0</sub>	Set Pre-charge Period	<ul> <li>A[3:0]: Phase 1 period of up to 15 DCLK clocks 0 is invalid entry (RESET=2h)</li> <li>A[7:4]: Phase 2 period of up to 15 DCLK clocks 0 is invalid entry (RESET=2h)</li> </ul>		
0 0	DB A[6:4]	1 0	1 A <sub>6</sub>	0 A <sub>5</sub>	1 A <sub>4</sub>	1 0	0 0	1 0	1 0	Set V <sub>COMH</sub> Deselect Level	$ \begin{array}{ c c c c c c c } \hline A[6:4] & Hex & V_{COMH} \ deselect \ level \\ \hline 000b & 00h & \sim 0.65 \ x \ V_{CC} \\ \hline 010b & 20h & \sim 0.77 \ x \ V_{CC} \ (RESET) \\ \hline 011b & 30h & \sim 0.83 \ x \ V_{CC} \\ \hline \end{array} $		
0	E3	1	1	1	0	0	0	1	1	NOP	Command for no operation		

6. Ad	vance (	Grap	hic C	omm	and [	Fable					
D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	23 A[6:0]	0*	0 *	1 A5	0 A4	0 A3	0 A2	1 A1	1 A0	Set Fade Out and Blinking	A[5:4] = 00b Disable Fade Out / Blinking Mode[RESET]         A[5:4] = 10b Enable Fade Out mode.         Once Fade Mode is enabled, contrast decrease gradually to all pixels OFF. Output follows RAM content when Fade mode is disabled.         A[5:4] = 11b Enable Blinking mode.         Once Blinking Mode is enabled, contrast decrease gradually to all pixels OFF and than contrast increase gradually to all pixels OFF and than contrast increase gradually to normal display. This process loop continuously until the Blinking mode is disabled.         A[3:0] : Set time interval for each fade step $0000b$ 8 Frames $0001b$ 16 Frames $0010b$ 24 Frames $1111b$ 128 Frames         Note         (1) Refer to section 10.3.1 for details.
0	D6 A[0]	1 0	1 0	000	1 0	0 0	1 0	1 0	0 A0	Set Zoom In	$A[0] = 0b \text{ Disable Zoom in Mode[RESET]}$ $A[0] = 1b \text{ Enable Zoom in Mode}$ Note $^{(1)} \text{ The panel must be in alternative COM pin}$ configuration (command DAh A[4] =1) $^{(2)} \text{ Refer to section 10.3.2 for details.}$

7. Cha	. Charge Pump Command Table												
D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description		
0	8D	1	0	0	0	1	1	0	1	Charge	A[2] = 0b, Disable charge pump(RESET)		
0	A[7:0]	*	*	0	1	0	A <sub>2</sub>	0	0	Pump	A[2] = 1b, Enable charge pump during display on		
										Setting			
											Note <sup>(1)</sup> The Charge Pump must be enabled by the following command sequence: 8Dh ; Charge Pump Setting 14h ; Enable Charge Pump AFh; Display ON		

Note
(1) "\*" stands for "Don't care".

For detailed instruction information, see SH1106 datasheet .

11. MPU Interface

#### **Conditions:**

 $V_{DD}$  -  $V_{SS} = V_{DD}$  -  $V_{SS} = 1.65V$  to 3.3V  $T_A = 25^{\circ}C$ 

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>cycle</sub>	Clock Cycle Time	2.5	-	-	us
t <sub>HSTART</sub>	Start condition Hold Time	0.6	-	-	us
t <sub>HD</sub>	Data Hold Time (for "SDA <sub>OUT</sub> " pin)	0	-	-	ns
	Data Hold Time (for "SDA <sub>IN</sub> " pin)	300	-	-	ns
t <sub>SD</sub>	Data Setup Time	100	-	-	ns
t <sub>SSTART</sub>	Start condition Setup Time (Only relevant for a repeated Start condition)	0.6	-	-	us
t <sub>SSTOP</sub>	Stop condition Setup Time	0.6	-	-	us
t <sub>R</sub>	Rise Time for data and clock pin	-	-	300	ns
t <sub>F</sub>	Fall Time for data and clock pin	-	-	300	ns
t <sub>IDLE</sub>	Idle Time before a new transmission can start	1.3	-	-	us

#### Table 13-6 :I<sup>2</sup>C Interface Timing Characteristics

Figure 13-5 : I<sup>2</sup>C interface Timing characteristics



#### MCU I2C Interface

The I<sub>2</sub>C communication interface consists of slave address bit SA0, I<sub>2</sub>C-bus data signal SDA (SDA<sub>0</sub>UT/D<sub>2</sub> for

output and SDA $_{IN}/D_1$  for input) and I<sub>2</sub>C-bus clock signal SCL (D<sub>0</sub>). Both the data and clock signals must be

connected to pull-up resistors. RES# is used for the initialization of device.

a) Slave address bit (SA0)

SH1106 has to recognize the slave address before transmitting or receiving any information by the I<sub>2</sub>C-bus. The device will respond to the slave address following by the slave address bit ("SA0" bit) and the read/write select bit ("R/W#" bit) with the following byte format,

b7 b6 b5 b4 b3 b2 b1 b0

0 1 1 1 1 0 SA0 R/W#

"SA0" bit provides an extension bit for the slave address. Either "0111100" or "0111101", can be selected as the slave address of SSD1306. D/C# pin acts as SA0 for slave address selection. "R/W#" bit is used to determine the operation mode of the I<sub>2</sub>C-bus interface. R/W#=1, it is in read mode. R/W#=0, it is in write mode.

b) I<sub>2</sub>C-bus data signal (SDA)

SDA acts as a communication channel between the transmitter and the receiver. The data and the acknowledgement are sent through the SDA.

It should be noticed that the ITO track resistance and the pulled-up resistance at "SDA" pin becomes a voltage potential divider. As a result, the acknowledgement would not be possible to attain a valid logic 0 level in "SDA".

"SDAIN" and "SDAOUT" are tied together and serve as SDA. The "SDAIN" pin must be connected to act as SDA. The "SDAOUT" pin may be disconnected. When "SDAOUT" pin is disconnected, the acknowledgement signal will be ignored in the I<sub>2</sub>C-bus.

c) I2C-bus clock signal (SCL)

The transmission of information in the I<sub>2</sub>C-bus is following a clock signal, SCL. Each transmission of data bit is taken place during a single clock period of SCL.

#### I2C-bus Write data

The I<sub>2</sub>C-bus interface gives access to write data and command into the device. Please refer to Figure 8-7 for the write mode of I<sub>2</sub>C-bus in chronological order.



#### Figure 8-7 : I<sup>2</sup>C-bus data format

#### Write mode for I<sub>2</sub>C

1) The master device initiates the data communication by a start condition. The definition of the start condition is shown in Figure 8-8. The start condition is established by pulling the SDA from HIGH to

LOW while the SCL stays HIGH.

2) The slave address is following the start condition for recognition use. For the SH1106, the slave address is either "b0111100" or "b0111101" by changing the SA0 to LOW or HIGH (D/C pin acts as SA0).

3) The write mode is established by setting the R/W# bit to logic "0".

4) An acknowledgement signal will be generated after receiving one byte of data, including the slave address and the R/W# bit. Please refer to the Figure 8-9 for the graphical representation of the acknowledge signal. The acknowledge bit is defined as the SDA line is pulled down during the HIGH period of the acknowledgement related clock pulse.

5) After the transmission of the slave address, either the control byte or the data byte may be sent across the SDA. A control byte mainly consists of Co and D/C# bits following by six "0" 's.

a. If the Co bit is set as logic "0", the transmission of the following information will contain data bytes only.

b. The D/C# bit determines the next data byte is acted as a command or a data. If the D/C# bit is set to logic "0", it defines the following data byte as a command. If the D/C# bit is set to logic "1", it defines the following data byte as a data which will be stored at the GDDRAM. The GDDRAM column address pointer will be increased by one automatically after each

data write.

6) Acknowledge bit will be generated after receiving each control byte or data byte.

7) The write mode will be finished when a stop condition is applied. The stop condition is also defined in Figure 8-8. The stop condition is established by pulling the "SDA in" from LOW to HIGH while the "SCL" stays HIGH.

Figure 8-8 : Definition of the Start and Stop Condition



Figure 8-9 : Definition of the acknowledgement condition



Please be noted that the transmission of the data bit has some limitations.

1. The data bit, which is transmitted during each SCL pulse, must keep at a stable state within the "HIGH" period of the clock pulse. Please refer to the Figure 8-10 for graphical representations. Except in start or stop conditions, the data line can be switched only when the SCL is LOW.

2. Both the data line (SDA) and the clock line (SCL) should be pulled up by external resistors.



#### 12. Graphic Display Data RAM (GDDRAM)

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is

128 x 64 bits and the RAM is divided into eight pages, from PAGE0 to PAGE7, which are used for monochrome 128x64 dot matrix display, as shown in Figure 8-13.

		Row re-mapping
PAGE0 (COM0-COM7)	Page 0	PAGE0 (COM 63-COM56)
PAGE1 (COM8-COM15)	Page 1	PAGE1 (COM 55-COM48)
PAGE2 (COM16-COM23)	Page 2	PAGE2 (COM47-COM40)
PAGE3 (COM24-COM31)	Page 3	PAGE3 (COM39-COM32)
PAGE4 (COM32-COM39)	Page 4	PAGE4 (COM31-COM24)
PAGE5 (COM40-COM47)	Page 5	PAGE5 (COM23-COM16)
PAGE6 (COM48-COM55)	Page 6	PAGE6 (COM15-COM8)
PAGE7 (COM56-COM63)	Page 7	PAGE7 (COM 7-COM0)
	SEG0SEG127	
Column re-mapping	SEG127SEG0	

#### Figure 8-13 : GDDRAM pages structure of SSD1306

When one data byte is written into GDDRAM, all the rows image data of the same page of the current column are filled (i.e. the whole column (8 bits) pointed by the column address pointer is filled.). Data bit D0 is written into the top row, while data bit D7 is written into bottom row as shown in Figure 8-14.



#### Figure 8-14 : Enlargement of GDDRAM (No row re-mapping and column-remapping)

For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software as shown in Figure 8-13.

For vertical shifting of the display, an internal register storing the display start line can be set to control the portion of the RAM data to be mapped to the display (command D3h).

#### 13. Reset Circuit

When RES# input is LOW, the chip is initialized with the following status:

- 1. Display is OFF
- 2. 128 x 64 Display Mode

3. Normal segment and display data column address and row address mapping (SEG0 mapped to address 00h and COM0 mapped to address 00h)

- 4. Shift register data clear in serial interface
- 5. Display start line is set at display RAM address 0
- 6. Column address counter is set at 0
- 7. Normal scan direction of the COM outputs
- 8. Contrast control register is set at 7Fh
- 9. Normal display mode (Equivalent to A4h command)

# **14. DESIGN AND HANDING PRECAUTION**

14.1 The LCD panel is made by glass. Any mechanical shock (eg. Dropping form high place) will damage the LCD module. Do not add excessive force on the surface of the display, which may cause the Display color change abnormally.

14.2 The polarizer on the LCD is easily get scratched. If possible, do not remove the LCD protective film until the last step of installation.

14.3 Never attempt to disassemble or rework the LCD module.

14.4 Only Clean the LCD with Isopropyl Alcohol or Ethyl Alcohol. Other solvents (eg. water) may damage the LCD.

14.5 When mounting the LCD module, make sure that it is free form twisting, warping and distortion.

14.6 Ensure to provide enough space(with cushion) between case and LCD panel to prevent external force adding on it, or it may cause damage to the LCD or degrade the display result

14.7 Only hold the LCD module by its side. Never hold LCD module by add force on the heat seal or TAB.

14.8 Never add force to component of the LCD module. It may cause invisible damage or degrade of the reliability.

14.9 LCD module could be easily damaged by static electricity. Be careful to maintain an optimum anti-static work environment to protect the LCD module.

14.10 When peeling of the protective film form LCD, static charge may cause abnormal display pattern. It is normal and will resume to normal in a short while.

14.11 Take care and prevent get hurt by the LCD panel edge.

14.12 Never operate the LCD module exceed the absolute maximum ratings.

14.13 Keep the signal line as short as possible to prevent noisy signal applying to LCD module.

14.14 Never apply signal to the LCD module without power supply.

14.15 IC chip (eg. TAB or COG) is sensitive to the light. Strong lighting environment could possibly cause malfunction. Light sealing structure casing is recommend.

14.16 LCD module reliability may be reduced by temperature shock.

14.17 When storing the LCD module, avoid exposure to the direct sunlight, high humidity, high temperature or low temperature. They may damage or degrade the LCD module.