

## Self-Protected Low Side Driver with Temperature and Current Limit 42 V, 14 A, Single N-Channel

## NCV8403A, NCV8403B

NCV8403A/B is a three terminal protected Low-Side Smart Discrete device. The protection features include overcurrent, overtemperature, ESD and integrated Drain-to-Gate clamping for overvoltage protection. This device offers protection and is suitable for harsh automotive environments.


#### **Features**


- Short Circuit Protection
- Thermal Shutdown with Automatic Restart
- Over Voltage Protection
- Integrated Clamp for Inductive Switching
- ESD Protection
- dV/dt Robustness
- Analog Drive Capability (Logic Level Input)
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

### **Typical Applications**

- Switch a Variety of Resistive, Inductive and Capacitive Loads
- Can Replace Electromechanical Relays and Discrete Circuits
- Automotive / Industrial

| V <sub>DSS</sub><br>(Clamped) | R <sub>DS(on)</sub> TYP | I <sub>D</sub> MAX<br>(Limited) |
|-------------------------------|-------------------------|---------------------------------|
| 42 V                          | 53 mΩ @ 10 V            | 15 A                            |





A = Assembly Location

Y = Year W, WW = Work Week

1

xxxxx = 8403A or 8403B

G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.

### **MAXIMUM RATINGS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

| Rating   | Symbol  | Value                              | Unit   |
|--|---|------------------------------------|--------|
| Drain-to-Source Voltage Internally Clamped   | V <sub>DSS</sub>  | 42                                 | Vdc    |
| Gate-to-Source Voltage   | V <sub>GS</sub>   | ±14                                | Vdc    |
| Drain Current Continuous   | I <sub>D</sub>  | Internally L                       | imited |
|  | P <sub>D</sub>  | 1.13<br>1.56<br>1.32<br>2.5        | W      |
| Thermal Resistance – SOT–223 Version Junction–to–Soldering Point Junction–to–Ambient (Note 1) Junction–to–Ambient (Note 2) Thermal Resistance – DPAK Version Junction–to–Soldering Point Junction–to–Ambient (Note 1) Junction–to–Ambient (Note 2) | R <sub>θ</sub> Js<br>R <sub>θ</sub> JA<br>R <sub>θ</sub> JA<br>R <sub>θ</sub> JA<br>R <sub>θ</sub> JA | 12<br>110<br>80<br>2.5<br>95<br>50 | °C/W   |
| Single Pulse Inductive Load Switching Energy (V <sub>DD</sub> = 25 Vdc, V <sub>GS</sub> = 5.0 V, I <sub>L</sub> = 2.8 A, L = 120 mH, R <sub>G</sub> = 25 $\Omega$ )  | E <sub>AS</sub>   | 470                                | mJ     |
| Load Dump Voltage (V <sub>GS</sub> = 0 and 10 V, R <sub>I</sub> = 2.0 $\Omega$ , R <sub>L</sub> = 4.5 $\Omega$ , t <sub>d</sub> = 400 ms)  | $V_{LD}$  | 55                                 | V      |
| Operating Junction Temperature   | TJ  | -40 to 150                         | °C     |
| Storage Temperature  | T <sub>stg</sub>  | -55 to 150                         | °C     |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Surface mounted onto minimum pad size (0.412" square) FR4 PCB, 1 oz cu.

2. Mounted onto 1" square pad size (1.127" square) FR4 PCB, 1 oz cu.




Figure 1. Voltage and Current Convention

### $\textbf{MOSFET ELECTRICAL CHARACTERISTICS} \ (T_J = 25^{\circ}\text{C unless otherwise noted})$

| Characte  | Symbol  | Min                                 | Тур       | Max        | Unit       |              |
|---|---|-------------------------------------|-----------|------------|------------|--------------|
| OFF CHARACTERISTICS   |   | •                                   | •         | •          |            |              |
| $\begin{array}{l} \text{Drain-to-Source Clamped Breakdown Vol} \\ \text{(V}_{GS} = 0 \text{ Vdc, I}_D = 250 \ \mu\text{Adc)} \\ \text{(V}_{GS} = 0 \text{ Vdc, I}_D = 250 \ \mu\text{Adc, T}_J = -40^{\circ} \end{array}$ | V <sub>(BR)DSS</sub>  | 42<br>40                            | 46<br>45  | 51<br>51   | Vdc<br>Vdc |              |
| Zero Gate Voltage Drain Current $(V_{DS} = 32 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 32 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 150^{\circ}$   | C) (Note 3)   | I <sub>DSS</sub>                    | -<br>-    | 0.6<br>2.5 | 5.0<br>-   | μAdc         |
| Gate Input Current<br>(V <sub>GS</sub> = 5.0 Vdc, V <sub>DS</sub> = 0 Vdc)  |   | I <sub>GSS</sub>                    | -         | 50         | 125        | μAdc         |
| ON CHARACTERISTICS  |   |                                     |           |            |            |              |
| Gate Threshold Voltage<br>(V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 1.2 mAdc)<br>Threshold Temperature Coefficient (Ne  | gative)   | V <sub>GS(th)</sub>                 | 1.0       | 1.7<br>5.0 | 2.2        | Vdc<br>mV/°C |
| Static Drain-to-Source On-Resistance (N $(V_{GS} = 10 \text{ Vdc}, I_D = 3.0 \text{ Adc}, T_J @ 25^{\circ})$ $(V_{GS} = 10 \text{ Vdc}, I_D = 3.0 \text{ Adc}, T_J @ 150^{\circ})$  | C) '  | R <sub>DS(on)</sub>                 | -<br>-    | 53<br>95   | 68<br>123  | mΩ           |
| Static Drain-to-Source On-Resistance (N $(V_{GS} = 5.0 \text{ Vdc}, I_D = 3.0 \text{ Adc}, T_J @ 25^{\circ})$ ( $V_{GS} = 5.0 \text{ Vdc}, I_D = 3.0 \text{ Adc}, T_J @ 150^{\circ})$                                     | C)  | R <sub>DS(on)</sub>                 | -<br>-    | 63<br>105  | 76<br>135  | mΩ           |
| Source-Drain Forward On Voltage<br>(I <sub>S</sub> = 7.0 A, V <sub>GS</sub> = 0 V)  | Source-Drain Forward On Voltage   |                                     | -         | 0.95       | 1.1        | V            |
| SWITCHING CHARACTERISTICS (Note 3   | 3)  | -                                   | •         | •          | •          | •            |
| Turn-ON Time (10% V <sub>IN</sub> to 90% I <sub>D</sub> )   | V <sub>IN</sub> = 0 V to 5 V, V <sub>DD</sub> = 25 V  | t <sub>ON</sub>                     |           | 44         |            | μs           |
| Turn-OFF Time (90% V <sub>IN</sub> to 10% I <sub>D</sub> )  | $I_D = 1.0 \text{ A, Ext } R_G = 2.5 \Omega$  | t <sub>OFF</sub>                    |           | 84         |            | 1            |
| Turn-ON Time (10% V <sub>IN</sub> to 90% I <sub>D</sub> )   | V <sub>IN</sub> = 0 V to 10 V, V <sub>DD</sub> = 25 V   | t <sub>ON</sub>                     |           | 15         |            |              |
| Turn-OFF Time (90% V <sub>IN</sub> to 10% I <sub>D</sub> )  | $I_D = 1.0 \text{ A, Ext R}_G = 2.5 \Omega$   | t <sub>OFF</sub>                    |           | 116        |            |              |
| Slew-Rate ON (20% V <sub>DS</sub> to 50% V <sub>DS</sub> )  | V <sub>in</sub> = 0 to 10 V, V <sub>DD</sub> = 12 V,  | -dV <sub>DS</sub> /dt <sub>ON</sub> |           | 2.43       |            | V/μs         |
| Slew-Rate OFF (80% V <sub>DS</sub> to 50% V <sub>DS</sub> )   | $R_L = 4.7 \Omega$  | dV <sub>DS</sub> /dt <sub>OFF</sub> |           | 0.83       |            | 1            |
| SELF PROTECTION CHARACTERISTICS   | $T_{\rm J} = 25^{\circ}$ C unless otherwise noted) (N   | lote 5)                             | •         | •          | •          | •            |
| Current Limit   | $V_{GS} = 5.0 \text{ V}, V_{DS} = 10 \text{ V}$<br>$V_{GS} = 5.0 \text{ V}, T_J = 150^{\circ}\text{C} \text{ (Note 3)}$ | I <sub>LIM</sub>                    | 10<br>5.0 | 15<br>10   | 20<br>15   | Adc          |
| Current Limit   | $V_{GS} = 10 \text{ V}, V_{DS} = 10 \text{ V}$<br>$V_{GS} = 10 \text{ V}, T_J = 150^{\circ}\text{C} \text{ (Note 3)}$   | I <sub>LIM</sub>                    | 12<br>8.0 | 17<br>13   | 22<br>18   | Adc          |
| Temperature Limit (Turn-off)  | V <sub>GS</sub> = 5.0 Vdc (Note 3)  | T <sub>LIM(off)</sub>               | 150       | 175        | 200        | °C           |
| Thermal Hysteresis  | V <sub>GS</sub> = 5.0 Vdc   | $\Delta T_{LIM(on)}$                | _         | 15         | -          | °C           |
| Temperature Limit (Turn-off)  | V <sub>GS</sub> = 10 Vdc (Note 3)   | T <sub>LIM(off)</sub>               | 150       | 165        | 185        | °C           |
| Thermal Hysteresis  | V <sub>GS</sub> = 10 Vdc  | $\Delta T_{LIM(on)}$                | _         | 15         | -          | °C           |
| GATE INPUT CHARACTERISTICS (Note  | 3)  |                                     |           |            |            |              |
| Device ON Gate Input Current  | V <sub>GS</sub> = 5 V I <sub>D</sub> = 1.0 A  | I <sub>GON</sub>                    |           | 50         |            | μΑ           |
|   | V <sub>GS</sub> = 10 V I <sub>D</sub> = 1.0 A   |                                     |           | 400        |            |              |
| Current Limit Gate Input Current  | $V_{GS} = 5 \text{ V}, V_{DS} = 10 \text{ V}$   | I <sub>GCL</sub>                    |           | 0.1        |            | mA           |
|   | V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 10 V  |                                     |           | 0.6        |            |              |
| Thermal Limit Fault Gate Input Current  | $V_{GS} = 5 \text{ V}, V_{DS} = 10 \text{ V}$   | I <sub>GTL</sub>                    |           | 0.45       |            | mA           |
| $V_{GS} = 10 \text{ V}, V_{DS} = 10 \text{ V}$  |   |                                     |           | 1.5        |            |              |
| ESD ELECTRICAL CHARACTERISTICS  | (T <sub>J</sub> = 25°C unless otherwise noted) (No  | ote 3)                              |           |            |            |              |
| Electro-Static Discharge Capability   | Human Body Model (HBM)  | ESD                                 | 4000      | -          | -          | V            |
| Electro-Static Discharge Capability   | Machine Model (MM)  | ESD                                 | 400       | -          | -          | V            |

- Not subject to production testing.
   Pulse Test: Pulse Width = 300 μs, Duty Cycle = 2%.
   Fault conditions are viewed as beyond the normal operating range of the part.

### **TYPICAL PERFORMANCE CURVES**




Figure 7. Transfer Characteristics

Figure 6. On-state Output Characteristics

### **TYPICAL PERFORMANCE CURVES**




Figure 8. R<sub>DS(on)</sub> vs. Gate-Source Voltage




Figure 9. R<sub>DS(on)</sub> vs. Drain Current




Figure 10. Normalized  $R_{DS(on)}$  vs. Temperature




Figure 11. Current Limit vs. Gate-Source Voltage




Figure 12. Current Limit vs. Junction Temperature




Figure 13. Drain-to-Source Leakage Current

### **TYPICAL PERFORMANCE CURVES**




Figure 14. Normalized Threshold Voltage vs. Temperature




Figure 15. Source-Drain Diode Forward Characteristics




Figure 16. Resistive Load Switching Time vs.
Gate-Source Voltage




Figure 17. Resistive Load Switching
Drain-Source Voltage Slope vs. Gate-Source
Voltage




Figure 18. Resistive Load Switching Time vs.
Gate Resistance




Figure 19. Drain-Source Voltage Slope during Turn On and Turn Off vs. Gate Resistance

### **TYPICAL PERFORMANCE CURVES**




Figure 20.  $R_{\theta JA}$  vs. Copper Area – SOT–223

Figure 21.  $R_{\theta JA}$  vs. Copper Area – DPAK




Figure 22. Transient Thermal Resistance - SOT-223 Version




Figure 23. Transient Thermal Resistance - DPAK Version

### **TEST CIRCUITS AND WAVEFORMS**




Figure 24. Resistive Load Switching Test Circuit




Figure 25. Resistive Load Switching Waveforms

### **TEST CIRCUITS AND WAVEFORMS**




Figure 26. Inductive Load Switching Test Circuit




Figure 27. Inductive Load Switching Waveforms

### **ORDERING INFORMATION**


| Device        | Package              | Shipping <sup>†</sup> |
|---------------|----------------------|-----------------------|
| NCV8403ASTT1G | SOT-223<br>(Pb-Free) | 1000 / Tape & Reel    |
| NCV8403ASTT3G | SOT-223<br>(Pb-Free) | 4000 / Tape & Reel    |
| NCV8403ADTRKG | DPAK<br>(Pb-Free)    | 2500 / Tape & Reel    |
| NCV8403BDTRKG | DPAK<br>(Pb-Free)    | 2500 / Tape & Reel    |


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




**SOT-223 (TO-261)** CASE 318E-04 ISSUE R


**DATE 02 OCT 2018** 








SEE DETAIL A



#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSIONS D & E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
  MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.200MM PER SIDE.
- 4. DATUMS A AND B ARE DETERMINED AT DATUM H.
- 5. ALLIS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.
- 6. POSITIONAL TOLERANCE APPLIES TO DIMENSIONS 6 AND 61.

|     | MILLIMETERS |          |      |  |
|-----|-------------|----------|------|--|
| DIM | MIN.        | N□M.     | MAX. |  |
| Α   | 1.50        | 1.63     | 1.75 |  |
| A1  | 0.02        | 0.06     | 0.10 |  |
| b   | 0.60        | 0.75     | 0.89 |  |
| b1  | 2.90        | 3.06     | 3.20 |  |
| C   | 0.24        | 0.29     | 0.35 |  |
| D   | 6.30        | 6.50     | 6.70 |  |
| E   | 3.30        | 3.50     | 3.70 |  |
| е   |             | 2,30 BSC | ,    |  |
| L   | 0.20        |          |      |  |
| L1  | 1.50        | 1.75     | 2.00 |  |
| He  | 6.70        | 7.00     | 7.30 |  |
| θ   | 0°          |          | 10°  |  |



RECOMMENDED MOUNTING FOOTPRINT

| DOCUMENT NUMBER: | 98ASB42680B      | Electronic versions are uncontrolled except when accessed directly from the Document Reposit<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |
|------------------|------------------|---|-------------|
| DESCRIPTION:     | SOT-223 (TO-261) |   | PAGE 1 OF 2 |


ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

### **SOT-223 (TO-261)** CASE 318E-04 ISSUE R

**DATE 02 OCT 2018** 

| STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR | STYLE 2: PIN 1. ANODE 2. CATHODE 3. NC 4. CATHODE            | STYLE 3:<br>PIN 1. GATE<br>2. DRAIN<br>3. SOURCE<br>4. DRAIN           | STYLE 4: PIN 1. SOURCE 2. DRAIN 3. GATE 4. DRAIN   | STYLE 5: PIN 1. DRAIN 2. GATE 3. SOURCE 4. GATE                |
|---|--|--|--|--|
| STYLE 6: PIN 1. RETURN 2. INPUT 3. OUTPUT 4. INPUT        | STYLE 7: PIN 1. ANODE 1 2. CATHODE 3. ANODE 2 4. CATHODE     | 4. DHAIN STYLE 8: CANCELLED  | STYLE 9: PIN 1. INPUT 2. GROUND 3. LOGIC 4. GROUND | STYLE 10:<br>PIN 1. CATHODE<br>2. ANODE<br>3. GATE<br>4. ANODE |
| STYLE 11:<br>PIN 1. MT 1<br>2. MT 2<br>3. GATE<br>4. MT 2 | STYLE 12:<br>PIN 1. INPUT<br>2. OUTPUT<br>3. NC<br>4. OUTPUT | STYLE 13:<br>PIN 1. GATE<br>2. COLLECTOR<br>3. EMITTER<br>4. COLLECTOR |  |  |

# GENERIC MARKING DIAGRAM\*



A = Assembly Location

Y = Year W = Work Week

XXXXX = Specific Device Code

= Pb-Free Package


(Note: Microdot may be in either location)
\*This information is generic. Please refer to
device data sheet for actual part marking.
Pb-Free indicator, "G" or microdot "•", may
or may not be present. Some products may
not follow the Generic Marking.

| DOCUMENT NUMBER: | 98ASB42680B      | Electronic versions are uncontrolled except when accessed directly from the Document Repr<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |
|------------------|------------------|--|-------------|
| DESCRIPTION:     | SOT-223 (TO-261) |  | PAGE 2 OF 2 |

ON Semiconductor and III are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.



### **DPAK (SINGLE GAUGE)** CASE 369C **ISSUE F** SCALE 1:1 Α <-b3 В L3 Z ۩ **DETAIL A** Ш NOTE 7 C → **BOTTOM VIEW** h2 e SIDE VIEW ⊕ 0.005 (0.13) M C **TOP VIEW** Z H L2 GAUGE C SEATING PLANE




STYLE 6: STYLE 7: STYLE 8: STYLE 9: STYLE 10: PIN 1. MT1 2. MT2 PIN 1. GATE 2. COLLECTOR PIN 1. N/C 2. CATHODE PIN 1. ANODE 2. CATHODE PIN 1. CATHODE 2. ANODE 3. GATE 4. MT2 3. EMITTER 4. COLLECTOR 3. ANODE 4. CATHODE 3. RESISTOR ADJUST 4. CATHODE 3. CATHODE 4. ANODE

#### **SOLDERING FOOTPRINT\***

Α1

**DETAIL A** ROTATED 90° CW



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

**DATE 21 JUL 2015** 


#### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
   CONTROLLING DIMENSION: INCHES.
- 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-
- MENSIONS b3, L3 and Z.
  4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
  5. DIMENSIONS D AND E ARE DETERMINED AT THE
- OUTERMOST EXTREMES OF THE PLASTIC BODY.

  6. DATUMS A AND B ARE DETERMINED AT DATUM
- 7. OPTIONAL MOLD FEATURE.

|     | INCHES |           | MILLIN   | IETERS |
|-----|--------|-----------|----------|--------|
| DIM | MIN    | MAX       | MIN      | MAX    |
| Α   | 0.086  | 0.094     | 2.18     | 2.38   |
| A1  | 0.000  | 0.005     | 0.00     | 0.13   |
| b   | 0.025  | 0.035     | 0.63     | 0.89   |
| b2  | 0.028  | 0.045     | 0.72     | 1.14   |
| b3  | 0.180  | 0.215     | 4.57     | 5.46   |
| С   | 0.018  | 0.024     | 0.46     | 0.61   |
| c2  | 0.018  | 0.024     | 0.46     | 0.61   |
| D   | 0.235  | 0.245     | 5.97     | 6.22   |
| Е   | 0.250  | 0.265     | 6.35     | 6.73   |
| е   | 0.090  | BSC       | 2.29 BSC |        |
| Н   | 0.370  | 0.410     | 9.40     | 10.41  |
| L   | 0.055  | 0.070     | 1.40     | 1.78   |
| L1  | 0.114  | 0.114 REF |          | REF    |
| L2  | 0.020  | BSC       | 0.51     | BSC    |
| L3  | 0.035  | 0.050     | 0.89     | 1.27   |
| L4  |        | 0.040     |          | 1.01   |
| Z   | 0.155  |           | 3.93     |        |

### **GENERIC MARKING DIAGRAM\***



XXXXXX = Device Code = Assembly Location Α L = Wafer Lot Υ = Year WW = Work Week = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

| DOCUMENT NUMBER: | 98AON10527D         | Electronic versions are uncontrolled except when accessed directly from the Document Repos<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |
|------------------|---------------------|---|-------------|
| DESCRIPTION:     | DPAK (SINGLE GAUGE) |   | PAGE 1 OF 1 |

**BOTTOM VIEW** 

ALTERNATE CONSTRUCTIONS

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

**TECHNICAL SUPPORT** North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada

Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative