











**TPS92560** 



SNVS900B - DECEMBER 2012-REVISED DECEMBER 2015

# TPS92560 Simple Led Driver for MR16 and AR111 Applications

# **Features**

- Controlled peak input current to prevent overstressing of the electronic transformer
- Allows Either Step-Up or Step-Up/Down Operation
- Compatible to Generic Electronic Transformers
- Compatible to Magnetic Transformers and DC **Power Supplies**
- Integrated Active Low-Side Input Rectifiers
- Compact and Simple Circuit
- >85% Dfficiency (12-VDC Input)
- Power Factor > 0.9 (Full Load With AC input)
- Hysteretic Control Scheme
- **Output Overvoltage Protection**
- Overtemperature Shutdown
- 10-pin Thermally Enhanced Very-Thin Fine Pitch Small-Outline Package

# Applications

- MR16/AR111 LED Lamps
- Lighting System Using Electronic Transformer
- General Lighting Systems That Require a Boost / SEPIC LED Driver

# 3 Description


The TPS92560 is a simple LED driver designed to drive high-power LEDs by drawing constant current from the power source. The device is ideal for MR16 and AR111 applications, which require good compatibility to DC and AC voltages and electronic transformers. The hysteretic control scheme does not need control loop compensation while providing the benefits of fast transient response and high power factor. The patent pending feedback control method allows the output power to be determined by the number of LED used without component change. The supports both boost and TPS92560 configurations for the use of different LED modules.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS92560	HVSSOP (10)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# **Typical Application Schematic**





# **Table of Contents**

Features 1	7.3 Feature Description	10
	·	
Description 1	8 Application and Implementation	15
Revision History 2	8.1 Application Information	15
	8.2 Typical Applications	16
•	9 Power Supply Recommendations	21
	10 Layout	<u>2</u> 1
	_	
3	10.2 Layout Example	<u>2</u> 1
. 3	11 Device and Documentation Support	22
	11.1 Community Resources	22
	11.2 Trademarks	22
• •	11.3 Electrostatic Discharge Caution	22
•	11.4 Glossary	22
7.2 Functional Block Diagram	12 Mechanical, Packaging, and Orderable	
	Applications       1         Description       1         Revision History       2         Pin Configuration and Functions       3         Specifications       4         6.1 Absolute Maximum Ratings       4         6.2 ESD Ratings       4         6.3 Recommended Operating Conditions       4         6.4 Thermal Information       4         6.5 Electrical Characteristics       5         6.6 Typical Characteristics       7         Detailed Description       9         7.1 Overview       9	Applications 1 7.4 Device Functional Modes 8 Application and Implementation 8.1 Application and Implementation 8.1 Application Information 8.2 Typical Applications 9 Total Example 9

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


# Changes from Revision A (January 2013) to Revision B

Page

 Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section



# 5 Pin Configuration and Functions



**Pin Functions** 

	PIN	1/0	DESCRIPTION	A DDI ICATION INFORMATION
NO.	NAME	1/0	DESCRIPTION	APPLICATION INFORMATION
1	GATE	0	Gate driver output pin	Connect to the Gate terminal of the low-side N-channel Power FET
2	SRC	1	Gate driver return	Connect to the Source terminal of the low-side N-channel Power FET
3	VCC	0	VCC regulator output	Connect 0.47-µF decoupling capacitor from this pin to SRC pin
4	SEN	I	Current sense pin	Kelvin-sense current sensing input. Should connect to the current sensing resistor, R <sub>SEN</sub> .
5	GND	_	Analog ground	Reference point for current sensing.
6	ADJ	1	LED current adjust pin	Connect to resistor divider from LED top voltage rail to set LED current
7	VP	I	Power supply of the IC	Connect it to the LED top voltage rail (for boost) or Connect it through a diode from LED top voltage rail (for SEPIC)
8	AC2	I	Power return terminal	Connect to AC or DC input terminal
9	PGND	_	Power ground	Connect to system ground plane
10	AC1	I	Power return terminal	Connect to AC or DC input terminal
PowerPAD™		_	Thermal DAP	Connect to system ground plane for heat dissipation



# 6 Specifications

# 6.1 Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications. (1)

		MIN	MAX	UNIT
	SRC, SEN, ADJ	-0.3	5	V
	AC1, AC2	-1	45	V
	VP	-0.3	45	V
	VCC	-0.3	12	V
TJ	Junction temperature	-40	125	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Absolute Maximum Ratings are limits which damage to the device may occur. Operating ratings are conditions under which operation of the device is intended to be functional. For specified specifications and test conditions, see the electrical characteristics.

# 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1500	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
VP	Supply voltage	6.5	42	V
$T_{J}$	Junction temperature	-40	125	°C

### 6.4 Thermal Information

		TPS92560	
	THERMAL METRIC <sup>(1)</sup>	DGQ (HVSSOP)	UNIT
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	55.8	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	43.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	32.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	31.8	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	5.0	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 6.5 Electrical Characteristics

Over recommended operating conditions with -40°C  $\leq$  T<sub>J</sub>  $\leq$  125°C. Unless otherwise stated the following conditions apply:  $V_{VP} = 12V$ 

= 12V	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	TAKAMETEK	TEST CONDITIONS	IVIII4	111	IVIAA	ONIT
	V <sub>IN</sub> Operating current	6.5 V < V <sub>VP</sub> < 42 V	0.7	1.4	1.95	mA
VCC REGULAT	,	0.5 V < VVP < 42 V	0.7	1.4	1.93	ША
VCC REGULATI	OK .	$I_{CC} \le 10 \text{ mA}, C_{VCC} = 0.47 \mu\text{F}$				
		12 V < V <sub>VP</sub> < 42 V	7.82	8.45	9.08	
$V_{CC}$	V <sub>CC</sub> Regulated voltage <sup>(1)</sup>	$I_{CC} = 10 \text{ mA}, C_{VCC} = 0.47 \mu\text{F}$	5.22	5.8	6.18	V
VCC	Vec Regulated Voltage	V <sub>VP</sub> = 6.5 V	5.22	5.0	0.10	V
		$I_{CC}$ = 0 mA, $C_{VCC}$ =0.47 $\mu$ F $V_{VP}$ = 2 $V$	1.96	2		
laa	V <sub>CC</sub> Current limit	V <sub>CC</sub> = 0 V 6.5 V < V <sub>VP</sub> < 42	21	30	39	mA
ICC-LIM		V				
V <sub>CC-UVLO-UPTH</sub>	V <sub>CC</sub> UVLO upper threshold		5	5.38	5.76	V
V <sub>CC-UVLO-LOTH</sub>	V <sub>CC</sub> UVLO lower threshold		4.63	4.98	5.33	V
V <sub>CC-UVLO-HYS</sub>	V <sub>CC</sub> UVLO hysteresis		190	400	640	mV
MOSFET GATE	DRIVER					
V <sub>GATE-HIGH</sub>	Gate driver output high	w.r.t. SRC Sinking 100mA from GATE Force VCC = 8.5 V	7.61	8.1	8.5	V
V <sub>GATE-LOW</sub>	Gate driver output low	w.r.t. SRC Sourcing 100 mA to GATE	100	180	290	mV
t <sub>RISE</sub>	V <sub>GATE</sub> Rise time	C <sub>GATE</sub> = 1 nF across GATE and SRC		22		ns
t <sub>FALL</sub>	V <sub>GATE</sub> Fall time	C <sub>GATE</sub> = 1 nF across GATE and SRC		14		ns
t <sub>RISE-PG-DELAY</sub>	V <sub>GATE</sub> Low-to-high propagation delay	C <sub>GATE</sub> = 1 nF across GATE and SRC		68		ns
t <sub>FALL-PG-DELAY</sub>	V <sub>GATE</sub> High-to-low propagation delay	C <sub>GATE</sub> = 1 nF across GATE and SRC		84		ns
<b>CURRENT SOU</b>	RCE AT ADJ PIN					
I <sub>ADJ-STARTUP</sub>	Output current of ADJ pin at start-up	$V_{ADJ} = 0 V$	16	20	24	μΑ
I <sub>ADJ-ELEC-XFR</sub>	Output current of ADJ pin for electronic transformers	An Electronic transformer is detected	8	11.5	15	μΑ
I <sub>ADJ-MAG-XFR</sub>	Output current of ADJ pin for inductive transformers	A magnetic transformer is detected	7	9.5	12	μΑ
CURRENT SEN	SE COMPARATOR				·	
V <sub>SEN-UPPER-TH</sub>	$V_{SEN}$ Upper threshold over $V_{ADJ}$	V <sub>SEN</sub> -V <sub>ADJ</sub> , V <sub>ADJ</sub> =0.2 V, V <sub>GATE</sub> at falling edge	8.9	14.9	20.9	mV
V <sub>SEN-LOWER-TH</sub>	V <sub>SEN</sub> Lower threshold over VADJ	V <sub>SEN</sub> -V <sub>ADJ</sub> , V <sub>ADJ</sub> =0.2 V V <sub>GATE</sub> at rising edge	-20.6	-14.9	-8.8	mV
V <sub>SEN-HYS</sub>	V <sub>SEN</sub> Hysteresis	(V <sub>SEN-UPPER-TH</sub> - V <sub>SEN-LOWER-TH</sub> )	22.5	29.8	37.5	mV
V <sub>SEN-OFFSET</sub>	V <sub>SEN</sub> Offset w.r.t. V <sub>ADJ</sub>	(V <sub>SEN-UPPER-TH</sub> + V <sub>SEN-LOWER-TH</sub> )/2	-3.5	0.02	3.5	mV
ACTIVE LOW-S	IDE INPUT RECTIFIERS					
R <sub>ACn-ON</sub>	In resistance of AC1 and AC2 to GND	I <sub>ACn</sub> = 200 mA		300	570	mΩ
V <sub>ACn-ON-TH</sub>	Turn ON voltage threshold of AC1 and AC2	V <sub>ACn</sub> Decreasing, T <sub>J</sub> = 25°C	36	52	67	mV
V <sub>ACn-OFF-TH</sub>	Turn OFF voltage threshold of AC1 and AC2	V <sub>ACn</sub> Increasing, T <sub>J</sub> = 25°C	77	90	104	mV
V <sub>ACn-TH-HYS</sub>	Hysteresis voltage of AC1 and AC2	V <sub>ACn-OFF-TH</sub> - V <sub>ACn-ON-TH</sub>		39		mV

<sup>(1)</sup> V<sub>CC</sub> provides self bias for the internal gate drive and control circuits. Device thermal limitations limit external loading.



# **Electrical Characteristics (continued)**


Over recommended operating conditions with -40°C  $\leq$  T $_{J}$   $\leq$  125°C. Unless otherwise stated the following conditions apply:  $V_{VP}$  = 12V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT				
I <sub>ACn-OFF</sub>	Off current of AC1 and AC2	V <sub>ACn</sub> = 45 V		21	32	μΑ				
OUTPUT OVERVOLTAGE-PROTECTION (OVP)										
V <sub>ADJ-OVP-UPTH</sub>	Output overvoltage-detection upper threshold	V <sub>ADJ</sub> Increasing, V <sub>GATE</sub> at falling edge	0.353	0.384	0.415	V				
V <sub>ADJ-OVP-LOTH</sub>	Output overvoltage-detection lower threshold	V <sub>ADJ</sub> Decreasing, V <sub>GATE</sub> at rising edge	0.312	0.339	0.366	V				
V <sub>ADJ-OVP-HYS</sub>	Output overvoltage-detection hysteresis	V <sub>ADJ-OVP-UPTH</sub> - V <sub>ADJ-OVP-</sub> LOTH	25	46	67	mV				
THERMAL SHU	TDOWN									
T <sub>SD</sub>	Thermal shutdown temperature	T <sub>J</sub> Rising		165		°C				
T <sub>SD-HYS</sub>	Thermal shutdown temperature hysteresis	T <sub>J</sub> Falling		30		°C				



# 6.6 Typical Characteristics


All curves taken for the boost circuit are with 500-mA nominal input current and 6 serial LEDs. All curves taken for the SEPIC circuit are with 500-mA nominal input current and 3 serial LEDs.  $T_A = -40^{\circ}$ C to 125°C, unless otherwise specified.





# **Typical Characteristics (continued)**

All curves taken for the boost circuit are with 500-mA nominal input current and 6 serial LEDs. All curves taken for the SEPIC circuit are with 500-mA nominal input current and 3 serial LEDs.  $T_A = -40^{\circ}\text{C}$  to 125°C, unless otherwise specified.








Figure 7. Output Current (BOOST) vs Temperature









Figure 9. Output Power (BOOST) vs Temperature

Figure 10. Output Power (SEPIC) vs Temperature






Figure 11. Efficiency (BOOST) vs Temperature

Figure 12. Efficiency (SEPIC) vs Temperature

Submit Documentation Feedback



# 7 Detailed Description

#### 7.1 Overview

The TPS92560 is a simple hysteretic control switching LED driver for MR16 or AR111 lighting applications. The device accepts DC voltage, AC voltage and electronic transformer as an input power source. The compact application circuit can fit into a generic case of MR16 lamps easily. The hysteretic inductor current control scheme requires no small signal control loop compensation and maintains constant average input current to secure high compatibility to different kinds of input power source. The TPS92560 can be configured to either a step-up or step-up/down LED driver for the use of different number of LEDs. The patent pending current control mechanism allows the use of a single set of component and PCB layout for serving different output power requirements by changing the number of LEDs. The integrating of the active low-side input rectifiers reduces the power loss for voltage rectification and saves two external diodes of a generic bridge rectifier to aim for a simple end application circuit. When the driver is used with an AC voltage source or electronic transformer, the current regulation level increases accordingly to maintain an output current close to the level that when it is used with a DC voltage source. With the output overvoltage protection and over-temperature shutdown functions, the TPS92560 is specifically suitable for the applications that are space limited and need wide acceptance to different power sources.

# 7.2 Functional Block Diagram

# **TPS92560** VΡ VCC **VCC** LDO AC<sub>1</sub> -TSD GATE **GATE** T<sub>.1</sub>=165°C DRIVER AC2 - UVLO **SRC** VCC < 4.98V Main Switch and Rectifier SEN Control Logic **GND** ADJ **OVP** 0.384V **PGND**

SVA-30207403



# 7.3 Feature Description

# 7.3.1 VCC Regulator

The VCC pin is the output of the internal linear regulator for providing an 8.45V typical supply voltage to the MOSFET driver and internal circuits. The output current of the VCC pin is limited to 30mA typical. A low ESR ceramic capacitor of 0.47-µF or higher capacitance should be connected across the VCC and SRC pins to supply transient current to the MOSFET driver.

#### 7.3.2 MOSFET Driver

The GATE pin is the output of the gate driver which referenced to the SRC pin. The gate driver is powered directly by the VCC regulator which the maximum gate driving current is limited to 30 mA (typical). To prevent hitting the VCC current limit, TI suggests using a low gate charge MOSFET when high switching frequency is needed.

#### 7.3.3 ADJ Pin

The voltage on the ADJ pin determines the reference voltage for the input current regulation. Typically, the ADJ pin voltage is divided from the output voltage of the circuit by a voltage divider, thus the average input current is adjusted with respect to the number of LEDs used. The voltage of the ADJ pin determines the input current following the expression:

$$I_{\text{IN(nom)}} = \frac{V_{\text{VP}}}{R_{\text{SEN}}} \times \frac{R_{\text{ADJ2}}}{R_{\text{ADJ1}} + R_{\text{ADJ2}}}$$
(1)

## 7.3.3.1 Output OVP

In the TPS92560, a function of output overvoltage protection (OVP) is provided to prevent damaging the circuit due to an open circuit of the LED. The OVP function is implemented to the ADJ pin. When the voltage of the ADJ pin exceeds 0.384V typical, the OVP circuit disables the MOSFET driver and turns off the main switch to allow the output capacitor to discharge. As the voltage of the ADJ pin decreases to below 0.353 V (typical), the MOSFET driver is enabled and the TPS92560 returns to normal operation. The triggering threshold of the output voltage is determined by the value of the resistors  $R_{ADJ1}$  and  $R_{ADJ2}$ , which can be calculated using the following equation:

$$V_{VP} \times \frac{R_{ADJ2}}{R_{ADJ1} + R_{ADJ2}} \le 0.384V$$
 (2)

When defining the OVP threshold voltage, it is necessary to certain that the OVP threshold voltage does not exceed the rated voltage of the output rectifier and capacitor to avoid damaging of the circuit.

#### 7.3.4 AC1 and AC2 Pins

The TPS92560 provides two internal active rectifiers for input voltage rectification. Each internal rectifier connects across the ACn pin to GND. These internal active rectifiers function as the low-side diode rectifiers of a generic bridge rectifier. The integrating of the active rectifiers helps in saving two external diodes of a bridge rectifier along with an improvement of power efficiency. For high power applications, for instance, 12-W output power, external diode rectifiers can be added across the ACn pin to GND to reduce heat dissipation on the TPS92560.



# **Feature Description (continued)**

### 7.3.5 Detection of Power Source




Figure 13. Inherent Dead Time of the Output Voltage of an Electronic Transformer

Both the voltages of a generic AC source (50/60Hz) and an electronic transformer carry certain amount of dead time inherently, as shown in Figure 13. The existing of the dead time leads to a drop of the RMS input power to the driver circuit. In order to compensate the drop of the RMS input power, the ADJ pin sources current to the resistor,  $R_{ADJ2}$  to increase the reference voltage for the current regulation loop and in turn increase the RMS input power accordingly when an AC voltage source or electronic transformer is detected. The output current of the ADJ pin for an AC input voltage and electronic transformer are  $9.5\mu A$  and  $11.5\mu A$  typical respectively. Practically the amount of the power for compensating the dead time of the input power source differs case to case depending on the characteristics of the power source, the value of the  $R_{ADJ1}$  and  $R_{ADJ2}$  might need a fine adjustment in accordance to the characteristics of the power source. The additional output power for compensating the dead time of the power sources ( $\Delta P_{LED}$ ) are calculated using the following Equation 3 and Equation 4.

For 50/60Hz AC power source:

$$\Delta P_{LED-50/60~Hz} = V_{IN} \times \frac{R_{ADJ2} \times 9.5~\mu A}{R_{SEN}} \times \eta \tag{3}$$

For electronic transformer:

$$\Delta P_{\text{LED-ELECT-XFR}} = V_{\text{IN}} \times \frac{R_{\text{ADJ2}} \times 11.5 \ \mu\text{A}}{R_{\text{SEN}}} \times \eta \tag{4}$$

### 7.3.6 Current Regulation

In the TPS92560, the input current regulation is attained by limiting the peak and valley of the inductor current. Practically the inductor current sensing is facilitated by detecting the voltage on the resistor,  $R_{\text{SEN}}$ . Because the current flows through the  $R_{\text{SEN}}$  is a sum total of the currents of the main switch and LEDs, the voltage drop on the  $R_{\text{SEN}}$  reflects the current of the inductor that is identical to the input current to the LED driver circuit. Figure 14 shows the waveform of the inductor current ripple with the peak and valley values controlled.

# TEXAS INSTRUMENTS

# **Feature Description (continued)**




Figure 14. Inductor Current Ripple in Steady State

The voltage of the ADJ pin is determined by the forward voltage of the LED and divided from the  $V_{VP}$  by a resistor divider. The equation for calculating the  $V_{ADJ}$  as shown in Equation 5.

$$V_{ADJ} = V_{VP} \times \frac{R_{ADJ2}}{R_{ADJ1} + R_{ADJ2}}$$
 (5)

In steady state, the voltage drop on the  $R_{ADJ1}$  is identical to the forward voltage of the LED ( $V_{LED}$ ) and the voltage across the  $R_{ADJ2}$  is identical to the voltage across the  $R_{SEN}$ . The LED current,  $I_{LED}$  is then calculated following the equations:

In steady state:

$$V_{LED} = V_{RADJ1}$$
 (6)

$$V_{SEN} = V_{RADJ2} \tag{7}$$

$$I_{\text{IN(nom)}} = \frac{V_{\text{SEN}}}{R_{\text{SEN}}} \tag{8}$$

Since

$$P_{LED} = P_{IN} x \eta$$
 where  $\eta$  is the conversion efficiency (9)

Thus,

$$V_{LED} \times I_{LED} = V_{IN} \times I_{IN(nom)} \times \eta$$
(10)

Put the expressions (2) to (4) into (5):

$$I_{LED} = V_{IN} \times \frac{I_{ADJ2} \times R_{ADJ2}}{I_{ADJ1} \times R_{ADJ1} \times R_{SEN}} \times \eta$$
(11)

Due to the high input impedance of the ADJ pin, the current flows into the ADJ pin can be neglected and thus  $I_{RADJ1}$  equals  $I_{RADJ2}$ . The LED current is then calculated following the expressions below:

$$I_{LED} = V_{IN} x \frac{R_{ADJ2}}{R_{ADJ1} x R_{SEN}} x \eta$$
(12)

Practically, the conversion efficiency of a boost circuit is almost a constant around 85%. Being assumed that the efficiency term in the  $I_{LED}$  expression is a constant, the LED current depends solely on the magnitude of the input voltage,  $V_{IN}$ . Without changing a component, the output power of the typical application circuits of the TPS92560 is adjustable by using different number of LEDs.

The output power is calculated by following the expression:



# **Feature Description (continued)**

$$P_{LED} = V_{LED} \times V_{IN} \times \frac{R_{ADJ2}}{R_{ADJ1} \times R_{SEN}} \times \eta$$
(13)

### 7.3.7 Switching Frequency (Boost Configuration)

In the following sections, the equations and calculations are limited to the boost configuration only (that is, the LED forward voltage higher than the input voltage), unless otherwise specified. The application information for the SEPIC and other circuit topologies are available in separate application notes and reference designs. In the boost configuration, including the propagation delay of the control circuit, the ON and OFF times of the main switch are calculated using Equation 14 and Equation 15.

$$t_{ON} = \left\{ \frac{\left| V_{SEN-UPPER-TH} \right| \times L}{R_{SEN} \times \left[ V_{IN} - V_D - I_{IN(nom)} \times \left( R_L + R_{DS(ON)} + R_{SEN} + R_{AC-FET} \right) \right]} + t_{FALL-PG-DELAY} \right\} \times 2$$

$$t_{OFF} = \left\{ \frac{\left| V_{SEN-LOWER-TH} \right| \times L}{R_{SEN} \times \left[ V_{LED} - V_{IN} - 2V_D - I_{IN(nom)} \times \left( R_L + R_{SEN} + R_{AC-FET} \right) \right]} + t_{RISE-PG-DELAY} \right\} \times 2$$
(15)

In the previous equations, the  $V_D$  is the forward voltage of  $D_3$ ,  $R_L$  is the DC resistance of  $L_1$ ,  $R_{DS(ON)}$  is the ON resistance of  $Q_1$  and  $Q_2$  and  $Q_3$  are the turn ON resistance of the internal active rectifier with respect to the typical application circuit diagram.

Practically the resistance of the  $R_L$ ,  $R_{DS(on)}$  and  $R_{AC\text{-}FET}$  is in the order if several tenth of  $m\Omega$ , by assuming a 0.5-V diode forward voltage and the sum total of the  $R_L$ ,  $R_{DS(ON)}$  and  $R_{AC\text{-}FET}$  is close to 1  $\Omega$ , the on and off times of  $Q_1$  can be approximated using the Equation 16 and Equation 17.

$$t_{ON} \approx \left\{ \frac{14.9 \text{mV x L}}{R_{SEN} \text{ x } [V_{IN} - 0.5 \text{V} - I_{IN(nom)} \text{ x } (1 + R_{SEN})]} + 84 \text{ns} \right\} \text{ x 2}$$

$$t_{OFF} \approx \left\{ \frac{14.9 \text{mV x L}}{R_{SEN} \text{ x } [V_{LED} - V_{IN} - 1 \text{V} - I_{IN(nom)} \text{ x } (1 + R_{SEN})]} + 68 \text{ns} \right\} \text{ x 2}$$
(16)

With the switching on and OF times determined, the switching frequency can be calculated using Equation 18.

$$f_{SW} = \frac{1}{t_{ON} + t_{OFF}} \tag{18}$$

Because of the using of hysteretic control scheme, the switching frequency of the TPS92560 in steady state is dependent on the input voltage, output voltage and inductance of the inductor. Generally a 1-MHz to 1.5-MHz switching frequency is suggested for applications using an electronic transformer as the power source.

### 7.3.8 Inductor Selection (Boost Configuration)

Because of the using of the hysteretic control scheme, the switching frequency of the TPS92560 in a boost configuration can be adjusted in accordance to the value of the inductor being used. Derived from the equations (12) and (13), the value of the inductor can be determined base on the desired switching frequence by using Equation 19.

$$L = \frac{\left(\frac{1}{f_{SW}} - 304 \text{ns}\right) \times R_{SEN}}{\left(\frac{1}{V_{IN} - 0.5 \text{V} - I_{IN(nom)} \times (1 + R_{SEN})} + \frac{1}{V_{LED} - V_{IN} - 1 \text{V} - I_{IN(nom)} \times (1 + R_{SEN})}\right) \times 29.8 \text{mV}}$$
(19)

When selecting the inductor, it is essential to ensure the peak inductor current does not exceed the the factory suggested saturation current of the inductor. The values of the peak and valley inductor current are calculated using the following equations:

Peak inductor current:



# Feature Description (continued)

$$I_{L(peak)} = \frac{[V_{IN} - V_{D} - I_{IN(nom)} x (R_{L} + R_{DS(ON)} + R_{SEN} + R_{AC-FET})] x t_{ON}}{2L} + I_{IN(nom)}$$
(20)

Valley inductor current:

$$I_{L(valley)} = I_{IN(nom)} - \frac{[V_{LED} - V_{IN} - 2V_D - I_{IN(nom)} x (R_L + R_{SEN} + R_{AC-FET})] x t_{OFF}}{2L}$$
(21)

Assume the total resistance of the  $R_L$ ,  $R_{DS(on)}$  and  $R_{AC\text{-}FET}$  is 1  $\Omega$  and the diode drop,  $V_D$  equal to 1 V, the peak and valley currents of the inductor can be approximated using Equation 22 and Equation 23.

$$I_{L(peak)} \approx \frac{[V_{IN} - 0.5V - I_{IN(nom)} x (1 + R_{SEN})] x t_{ON}}{2L} + I_{IN(nom)}$$

$$I_{L(valley)} \approx I_{IN(nom)} - \frac{[V_{LED} - V_{IN} - 1V - I_{IN(nom)} x (1 + R_{SEN})] x t_{OFF}}{2L}$$
(23)

$$I_{L(\text{valley})} \approx I_{\text{IN(nom)}} - \frac{[V \text{LED} - V \text{IN} - I V - I]N(\text{nom}) \times (I + \text{KSEN})] \times \text{LOFF}}{2L}$$
(23)

In order not to saturate the inductor, an inductor with a factory guranteed saturation current (I<sub>SAT</sub>) 20% higher than the I<sub>L(peak)</sub> is suggested. Thus the I<sub>SAT</sub> of the inductor should fulfill the following requirement:

$$I_{SAT} \ge I_{L(peak)} \times 1.2$$
 (24)

# 7.3.9 Input Surge Voltage Protection

When use with an electronic transformer, the surge voltage across the input terminals can be sufficiently high to damage the TPS92560 depending on the characteristics of the electronic transformer. To against potential damaging due to the input surge voltage, a 36-V Zener diode can be connected across the input bridge rectifier as shown in Figure 15.




Figure 15. Input Surge Voltage Protection Using an External Zener Diode

### 7.4 Device Functional Modes

#### 7.4.1 Thermal Shutdown

The TPS92560 includes a thermal shutdown circuitry that ceases the operation of the device to avoid permanent damage. The threshold for thermal shutdown is 165°C with a 30°C hysteresis typical. During thermal shutdown the VCC regulator is disabled and the MOSFET is turned off.



# 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 8.1 Application Information

In the applications that need true regulation of the LED current, the intrinsic input current control loop can be changed to monitor the LED current by adding an external LED current sensing circuit. Figure 18 and Figure 23 show the example circuits for true LED current regulation in boost and SEPIC configurations respectively. In the circuits, the  $U_3$  (TL431) maintains a constant 2.5-V voltage drop on the resistors,  $R_3$  and  $R_7$ . Because the  $U_2$  (TL431) maintains a constant voltage drop on the  $R_3$ , the power dissipation on the output current sensing resistor,  $R_7$  can be minimized by setting a low voltage drop on the  $R_7$ . Because the change of the current flowing through the  $R_7$  reflects in the change of the cathode current of  $U_3$  and eventually adjusts the ADJ pin voltage of the TPS92560, the LED current is regulated independent of the change of the input voltage.




Figure 16. Typical Application Circuit of the TPS92560 Using SEPIC Configuration



# **Application Information (continued)**




Figure 17. Typical Application Circuit of the TPS92560 Using Boost Configuration

# 8.2 Typical Applications

# 8.2.1 Boost Application Design Example




Figure 18. TPS92560 in Boost Configuration With Input Current Regulation



### 8.2.1.1 Design Requirements

The specifications of the boost application circuit in Figure 18 are as listed as follows:

- Input Voltage: V<sub>IN</sub> = 12 V
- LED Stack Voltage: V<sub>LED</sub> = 21 V
- Input Current: I<sub>IN(nom)</sub> = 500 mA
- Input Power = 6 W
- overvoltage Level: V<sub>VP(OVP)</sub> = 40 V
- Switching Frequency: f<sub>SW</sub> = 1.4 MHz

### 8.2.1.2 Detailed Design Procedure

### 8.2.1.2.1 Calculate Values for the ADJ Resistors

First choose a value for  $R_{ADJ2}$  in the range of 1 k $\Omega$  and 10 k $\Omega$ . For this example  $R_{ADJ2}$  = 1 k $\Omega$  is chosen. Then calculate  $R_{ADJ1}$  for the desired OVP level using Equation 25.

$$R_{ADJ1} = \frac{V_{VP(OVP)} - 0.384V}{\left(\frac{0.384}{R_{ADJ2}}\right)} = \frac{40V - 0.384V}{\left(\frac{0.384}{1k\Omega}\right)} = 103k\Omega$$
(25)

Choose the nearest standard resistor value of  $R_{AD,11} = 102 \text{ k}\Omega$ .

### 8.2.1.2.2 Calculate the Sense Voltage and Sense Resistor Value

Given the calculated ADJ resistor values the sense voltage (V<sub>SEN</sub>) can be calculated using Equation 26.

$$V_{SEN} = V_{ADJ} = R_{ADJ2} \times \frac{V_{LED}}{R_{ADJ1}} = 1k\Omega \times \frac{21V}{102k\Omega} = 206\text{mV}$$
(26)

Given a current sense voltage of 206 mV the current sense resistor value (R<sub>SEN</sub>) can be calculated using Equation 27.

$$R_{SEN} = \frac{V_{SEN}}{I_{IN(nom)}} = \frac{206mV}{500mA} = 0.412\Omega$$
(27)

The nearest standard value if  $0.412\Omega$  so choose  $R_{SEN}$  =  $0.412\Omega$ .

### 8.2.1.2.3 Calculate the Inductor Value

Given a desired switching frequency of 1.4 MHz the inductor value can be calculated using Equation 28.

$$L = \frac{(\frac{1}{f_{SW}} - 304 \text{ns}) \times R_{SEN}}{29.8 \text{mV} \times \left(\frac{1}{V_{IN} - 0.5 \text{V} - I_{IN(nom)} \times (1 + R_{SEN})} + \frac{1}{V_{LED} - V_{IN} - 1 \text{V} - I_{IN(nom)} \times (1 + R_{SEN})}\right)}$$

(28)

$$L = \frac{\left(\frac{1}{1.4 \text{MHz}} - 304 \text{ns}\right) \times 0.412 \Omega}{29.8 \text{mV} \times \left(\frac{1}{12 \text{V} - 0.5 \text{V} - 500 \text{mA} \times (1 + 0.412)} + \frac{1}{21 \text{V} - 12 \text{V} - 1 \text{V} - 500 \text{mA} \times (1 + 0.412)}\right)} = 24.7 \mu \text{H}$$

(29)

Choose the closest standard inductor value of  $L = 22 \mu H$ .

Copyright © 2012–2015, Texas Instruments Incorporated

Submit Documentation Feedback



### 8.2.1.3 Application Curve




Figure 19. Efficiency

# 8.2.2 Boost Application Circuit With LED Current Regulation




Figure 20. Using the TPS92560 in Boost Configuration With LED Current Regulation

### 8.2.2.1 Design Requirements


The specifications of the boost application circuit in Figure 18 are as as follows:

- Objective input voltage: 3 VDC to 18 VDC / 12 VAC( 50 Hz or 60 Hz) / Generic MR16 electronic transformer
- LED forward voltage: 20 VDC typical
- Output current: 300 mA typical (at 12-VDC input)
- Output power: 6 W typical (at 12-VDC input)



# 8.2.2.2 Application Curves

All curves taken at  $V_{IN}$  = 3 V to 18 VDC in boost configuration, with 300mA nominal output current, 6 serial LEDs.  $T_A$  = 25°C.



### 8.2.3 SEPIC Application Circuit With LED Current Regulation




Figure 23. Using the TPS92560 in SEPIC Configuration With LED Current Regulation

# 8.2.3.1 Design Requirements


The specifications of the SEPIC application circuit in Figure 18 are as listed as follows:


- Objective input voltage: 3 VDC to 18 VDC / 12 VAC (50 Hz or 60 Hz) / Generic MR16 electronic transformer
- LED forward voltage: 13 VDC typical
- Output current: 300 mA typical (at 12-VDC input)
- Output power: 4 W typical (at 12-VDC input)



# 8.2.3.2 Application Curves

All curves taken at  $V_{IN}$  = 3 V to 18 VDC in SEPIC configuration, with 300-mA nominal output current, 4 serial LEDs.  $T_A$  = 25°C.





Submit Documentation Feedback

Copyright © 2012–2015, Texas Instruments Incorporated



# 9 Power Supply Recommendations

Use any AC or DC power supply capable of the supply voltage required for the application and a power output capability greater than the total circuit input power.

# 10 Layout

# 10.1 Layout Guidelines

The VP input capacitor and ADJ resistors/capacitor should be placed as close to the IC as possible. The VCC capacitor should also be placed close to the device. Minimize the switching node area (connection between  $Q_1$ ,  $L_1$ , and  $D_3$ ) and keep the discontinuous current switching path as short as possible. This includes the loop formed by  $Q_1$ ,  $C_{OUT}$ , and the diode  $D_3$  (designated by the red arrows). The ground connections for the TPS92560 and  $R_{SEN}$  should be tide closely together with a solid ground plane. The node connecting the SEN pin, SRC pin, the source of  $Q_1$ ,  $C_{VCC}$ , and  $C_{OUT}$  should be small with all components connected closely together.

### 10.2 Layout Example




Figure 26. TPS92560 Layout Example



# 11 Device and Documentation Support

# 11.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.2 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

### 11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# 11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGE OPTION ADDENDUM

6-Feb-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS92560DGQ/NOPB	ACTIVE	HVSSOP	DGQ	10	1000	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	-40 to 125	SN3B	Samples
TPS92560DGQR/NOPB	ACTIVE	HVSSOP	DGQ	10	3500	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	-40 to 125	SN3B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





6-Feb-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Sep-2019

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



# \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS92560DGQ/NOPB	HVSSOP	DGQ	10	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS92560DGQR/NOPB	HVSSOP	DGQ	10	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

www.ti.com 6-Sep-2019




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS92560DGQ/NOPB	HVSSOP	DGQ	10	1000	210.0	185.0	35.0
TPS92560DGQR/NOPB	HVSSOP	DGQ	10	3500	367.0	367.0	35.0



PLASTIC SMALL OUTLINE



### PowerPAD is a trademark of Texas Instruments.


#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA-T.



PLASTIC SMALL OUTLINE




### NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.



PLASTIC SMALL OUTLINE



### NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated