











TPIC6C596

SLIS093D - MARCH 2000 - REVISED MARCH 2015

TPIC6C596 Power Logic 8-Bit Shift Register

Features

- Low $R_{DS(on)}$, 7 Ω (Typical)
- Avalanche Energy, 30 mJ
- Eight Power DMOS Transistor Outputs of 100-mA Continuous Current
- 250-mA Current Limit Capability
- ESD Protection, 2500 V
- Output Clamp Voltage, 33 V
- **Enhanced Cascading for Multiple Stages**
- All Registers Cleared With Single Input
- Low Power Consumption

Applications

- Instrumentation Clusters
- Tell-Tale Lamps
- LED Illumination and Controls
- Automotive Relay or Solenoids Drivers

Logic Symbol G 8 C2 SRG8 CLR > C1 SER IN 2 DRAIN0 1D ⊳ 2 **DRAIN1** 5 **DRAIN2 DRAIN3** 11 DRAIN4 **DRAIN5** 13 **DRAIN6** 14 **⊳** 2 **DRAIN7 SER OUT**

This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

3 Description

The TPIC6C596 device is a monolithic, mediumvoltage, low-current, 8-bit shift register designed for use in systems that require relatively moderate load power such as LEDs. The device contains a built-in voltage clamp on the outputs for inductive transient protection. Power driver applications include relays. solenoids, and other low-current or medium-voltage loads.

This device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Data transfers through both the shift and storage registers on the rising edge of the shift register clock (SRCK) and the register clock (RCK), respectively. The storage register transfers data to the output buffer when shift register clear (CLR) is high. When CLR is low, all registers in the device are cleared. When output enable (G) is held high, all data in the output buffers is held low and all drain outputs are off. When \overline{G} is held low, data from the storage register is transparent to the output buffers. When data in the output buffers is low, the DMOS transistor outputs are off. When data is high, the DMOS transistor outputs have sink-current capability.

The serial output (SER OUT) is clocked out of the device on the falling edge of SRCK to provide additional hold time for cascaded applications. This will provide improved performance for applications where clock signals may be skewed, devices are not located near one another, or the system must tolerate electromagnetic interference.

Outputs are low-side, open-drain DMOS transistors with output ratings of 33 V and 100 mA continuous sink-current capability. Each output provides a 250mA maximum current limit at $T_C = 25$ °C. The current limit decreases as the junction temperature increases for additional device protection. The device also provides up to 2500 V of ESD protection when tested using the human body model and the 200-V machine

The TPIC6C596 device is characterized for operation over the operating case temperature range of -40°C to 125°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	SOIC (16)	9.90 mm × 3.91 mm
TPIC6C596	PDIP (16)	19.30 mm × 6.35 mm
	TSSOP (16)	5.00 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Table of Contents

1	Features 1	8.2 Functional Block Diagram	1:
2	Applications 1	8.3 Feature Description	13
3	Description 1	8.4 Device Functional Modes	13
4	Revision History2	9 Application and Implementation	
5	Pin Configuration and Functions3	9.1 Application Information	14
6	Specifications4	9.2 Typical Application	14
•	6.1 Absolute Maximum Ratings	10 Power Supply Recommendations	17
	6.2 ESD Ratings	11 Layout	17
	6.3 Recommended Operating Conditions	11.1 Layout Guidelines	17
	6.4 Thermal Information5	11.2 Layout Example	18
	6.5 Electrical Characteristics5	11.3 Thermal Considerations	1
	6.6 Switching Characteristics 6	12 Device and Documentation Support	20
	6.7 Typical Characteristics	12.1 Trademarks	20
7	Parameter Measurement Information9	12.2 Electrostatic Discharge Caution	2
8	Detailed Description	12.3 Glossary	20
•	8.1 Overview	13 Mechanical, Packaging, and Orderable Information	2(

4 Revision History


Changes from Revision C (April 2005) to Revision D


Page

Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and



5 Pin Configuration and Functions





Pin Functions

P	riN	1/0	DESCRIPTION					
NAME	NO.	I/O	DESCRIPTION					
CLR	7	ı	Shift register clear, active-low					
DRAIN0	3	0	Open-drain output					
DRAIN1	4	0	Open-drain output					
DRAIN2	5	0	Open-drain output					
DRAIN3	6	0	Open-drain output					
DRAIN4	11	0	Open-drain output					
DRAIN5	12	0	Open-drain output					
DRAIN6	13	0	Open-drain output					
DRAIN7	14	0	Open-drain output					
G	8	1	Output enable, active-low					
GND	16	_	Power ground					
RCK	10	I	Register clock					
SER IN	2	I	Serial data input					
SER OUT	9	0	Serial data output					
SRCK	15	I	Shift register clock					
VCC	1	I	Power supply					



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
V _{CC}	Logic supply voltage ⁽²⁾	-0.3	7	V
VI	Logic input voltage	-0.3	7	V
V_{DS}	Power DMOS drain-to-source voltage (3)	-0.3	33	V
	Continuous source-to-drain diode anode current		250	mA
	Pulsed source-to-drain diode anode current ⁽⁴⁾		500	mA
I _D	Pulsed drain current, each output, all outputs on, T _C = 25°C ⁽⁴⁾		250	mA
I _D	Continuous drain current, each output, all outputs on, T _C = 25°C ⁽⁴⁾		100	mA
I _{DM}	Peak drain current single output, T _C = 25°C ⁽⁴⁾		250	mA
E _{AS}	Single-pulse avalanche energy (see Figure 11)		30	mJ
I _{AS}	Avalanche current ⁽⁵⁾		200	mA
	Continuous total dissipation	See Therma	I Information	
T _C	Operating case temperature	-40	125	°C
TJ	Operating virtual junction temperature	-40	150	°C
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{CC}	Logic supply voltage	4.5		5.5	V
V_{IH}	High-level input voltage	0.85 V _{CC}			V
V_{IL}	Low-level input voltage			0.15 V _{CC}	V
	Pulsed drain output current, $T_C = 25^{\circ}C$, $V_{CC} = 5$ V, all outputs on (1) (2)(see Figure 7)			250	mA
t _{su}	Setup time, SER IN high before SRCKM↑ (see Figure 9)	15			ns
t _h	Hold time, SER IN high after SRCKM ↑, (see Figure 9)	15			ns
t _w	Pulse duration (see Figure 9)	40			ns
T_{C}	Operating case temperature	-40		125	°C

⁽¹⁾ Pulse duration ≤ 100 µs and duty cycle ≤ 2%.

All voltage values are with respect to GND.

³⁾ Each power DMOS source is internally connected to GND.

⁽⁴⁾ Pulse duration ≤ 100 µs and duty cycle ≤ 2%.

⁽⁵⁾ DRAIN supply voltage = 15 V, starting junction temperature (T_{JS}) = 25°C, L = 1.5 H, I_{AS} = 200 mA (see Figure 11).

⁽²⁾ Technique should limit T_J - T_C to 10°C maximum.



6.4 Thermal Information

		TPIC6C596						
	THERMAL METRIC ⁽¹⁾	PW (TSSOP)	D (SOIC)	N (PDIP)	UNIT			
		16 PINS	16 PINS	16 PINS				
R_{\thetaJA}	Junction-to-ambient thermal resistance	109.7	83.7	51.5				
R _{θJC(} top)	Junction-to-case (top) thermal resistance	44.6	45.1	38.3				
R_{\thetaJB}	Junction-to-board thermal resistance	54.8	41.2	31.4	°C/W			
ΨЈТ	Junction-to-top characterization parameter	5	12.1	23.6				
Ψ_{JB}	Junction-to-board characterization parameter	54.2	40.9	31.3				

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TE	TEST CONDITIONS			MAX	UNIT
V _{(BR)DSX}	Drain-to-source breakdown voltage	I _D = 1 mA		33	37		٧
V_{SD}	Source-to-drain diode forward voltage	I _F = 100 mA			0.85	1.2	٧
\ <u>'</u>	High-level output voltage, SER	I _{OH} = - 20 μA,	V _{CC} = 4.5 V	4.4	4.49		V
V _{OH}	OUT	$I_{OH} = -4 \text{ mA},$	V _{CC} = 4.5 V	4	4.2		V
V _{OL}	Low-level output voltage, SER	$I_{OL} = 20 \mu A$,	V _{CC} = 4.5 V		0.005	0.1	V
VOL	OUT	$I_{OL} = 4 \text{ mA},$	V _{CC} = 4.5 V		0.3	0.5	v
I _{IH}	High-level input current	$V_{CC} = 5.5 V,$	$V_I = V_{CC}$			1	μΑ
$I_{\rm IL}$	Low-level input current	$V_{CC} = 5.5 V,$	$V_I = 0$			-1	μΑ
I _{CC} L	Logic supply current	V _{CC} = 5.5 V	All outputs off		20	200	μA
		v _{CC} = 5.5 v	All outputs on		150	500	μΛ
$I_{CC(FRQ)}$	Logic supply current at frequency	f _{SRCK} = 5 MHz, All outputs off,	C _L = 30 pF, See Figure 9 and Figure 2		1.2	5	mA
I _N	Nominal current	$V_{DS(on)} = 0.5 \text{ V},$ $T_C = 85^{\circ}\text{C}$	$I_N = I_D,$ See $^{(1)(2)(3)}$		90		mA
		$V_{DS} = 30 \text{ V},$	V _{CC} = 5.5 V		0.1	0.2	
I _{DSX}	OFF-state drain current	V _{DS} = 30 V T _C = 125°C	V _{CC} = 5.5 V		0.15	0.3	μΑ
		$I_D = 50 \text{ mA},$ $V_{CC} = 4.5 \text{ V}$			6.5	9	
r _{DS(on)}	Static drain-source ON-state resistance	$I_D = 50 \text{ mA},$ $T_C = 125^{\circ}\text{C},$ $V_{CC} = 4.5 \text{ V}$	See ⁽¹⁾ and ⁽²⁾ and Figure 3 and Figure 4		9.9	12	Ω
		I _D = 100 mA, V _{CC} = 4.5 V			9.9	10	

Technique should limit T_J – T_C to 10°C maximum. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

Nominal current is defined for a consistent comparison between devices from different sources. It is the current that produces a voltage drop of 0.5 V at $T_C = 85$ °C.



6.6 Switching Characteristics

 $V_{CC} = 5 \text{ V}, T_{C} = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output from $\overline{\mathbf{G}}$			80		ns
t _{PHL}	Propagation delay time, high-to-low-level output from G	C _L = 30 pF, I _D = 75 mA, See Figure 5, Figure 8 and Figure 9	50			ns
t _r	Rise time, drain output			100		ns
t _f	Fall time, drain output			80		ns
t _{pd}	Propagation delay time, SRCK↓ to SEROUT	$C_L = 30 \text{ pF}, I_D = 75 \text{ mA}, \text{ See Figure 9}$		15		ns
f _(SRCK)	Serial clock frequency	$C_L = 30 \text{ pF}, I_D = 75 \text{ mA}^{(1)}$			10	MHz
ta	Reverse-recovery-current rise time	$I_F = 100 \text{ mA}, \text{ di/dt} = 10 \text{ A/µs}^{(2)}$		100		no
t _{rr}	Reverse-recovery time	See Figure 10		120		ns

 ⁽¹⁾ This is the maximum serial clock frequency assuming cascaded operation where serial data is passed from one stage to a second stage. The clock period allows for SRCK → SEROUT propagation delay and setup time plus some timing margin.
 (2) Technique should limit T_J - T_C to 10°C maximum.

Submit Documentation Feedback

Copyright © 2000–2015, Texas Instruments Incorporated

These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.



6.7 Typical Characteristics




Figure 1. Peak Avalanche Current vs Time Duration of Avalanche





Figure 2. Supply Current vs Frequency



Technique should limit $T_J - T_C$ to 10°C maximum.





Figure 4. Static Drain-to-Source ON-State Resistance vs Logic Supply Voltage






Figure 5. Switching Time vs Case Temperature





Figure 6. Maximum Continuous Drain Current of Each Output vs Number of Outputs Conducting Simultaneously




Typical Characteristics (continued)





7 Parameter Measurement Information




NOTES: A. The word generator has the following characteristics: $t_{\Gamma} \le 10$ ns, $t_{W} = 300$ ns, pulsed repetition rate (PRR) = 5 kHz, $Z_{O} = 50 \ \Omega$.

B. C_L includes probe and jig capacitance.

Figure 8. Resistive-Load Test Circuit and Voltage Waveforms



Parameter Measurement Information (continued)



NOTES: A. The word generator has the following characteristics: $t_{\Gamma} \le 10$ ns, $t_{W} = 300$ ns, pulsed repetition rate (PRR) = 5 kHz, $Z_{O} = 50 \ \Omega$.


B. C_L includes probe and jig capacitance.

Figure 9. Test Circuit, Switching Times, and Voltage Waveforms

Submit Documentation Feedback




Parameter Measurement Information (continued)



- NOTES: A. The DRAIN terminal under test is connected to the TP K test point. All other terminals are connected together and connected to the TP A test point.
 - B. The V_{GG} amplitude and R_G are adjusted for di/dt = 10 A/ μ s. A V_{GG} double-pulse train is used to set I_F = 0.1 A, where t₁ = 10 μ s, t₂ = 7 μ s, and t₃ = 3 μ s.

Figure 10. Reverse-Recovery-Current Test Circuit and Waveforms of Source-to-Drain Diode



NOTES: A. The word generator has the following characteristics: $t_r \le 10$ ns, $t_f \le 10$ ns, $t_O = 50$ Ω .

B. Input pulse duration, t_W , is increased until peak current $I_{AS} = 200$ mA. Energy test level is defined as $E_{AS} = I_{AS} \times V_{(BR)DSX} \times t_{av}/2 = 30$ mJ.

Figure 11. Single-Pulse Avalanche Energy Test Circuit and Waveforms



8 Detailed Description

8.1 Overview

The TPIC6C596 device is a monolithic, medium-voltage, low-current 8-bit shift register designed to drive relatively moderate load power such as LEDs. The device contains a built-in voltage clamp on the outputs for inductive transient protection, so it can also drive relays, solenoids, and other low-current or medium-voltage loads.

8.2 Functional Block Diagram




Figure 12. Logic Diagram (Positive Logic)

Submit Documentation Feedback



8.3 Feature Description

8.3.1 Serial-In Interface

The TPIC6C596 device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Data transfers through both the shift and storage registers on the rising edge of the shift register clock (SRCK) and the register clock (RCK), respectively. The storage register transfers data to the output buffer when shift register clear (CLR) is high.

8.3.2 Clear Register

A logical low on $\overline{\text{CLR}}$ clears all registers in the device. TI suggests clearing the device during power up or initialization.

8.3.3 Output Control

Holding the output enable (\overline{G}) high holds all data in the output buffers low, and all drain outputs are off. Holding \overline{G} low makes data from the storage register transparent to the output buffers. When data in the output buffers is low, the DMOS transistor outputs are off. When data is high, the DMOS transistor outputs are capable of sink-current. This pin can also be used for global PWM dimming.

8.4 Device Functional Modes

8.4.1 Operation With V(VIN) < 4.5 V (Minimum $V_{(VIN)}$)

This device works normally during $4.5 \text{ V} \leq \text{V(VIN)} \leq 5.5 \text{ V}$, when operation voltage is lower than 4.5 V. The behavior of device can't be ensured, including communication interface and current capability.

8.4.2 Operating With 5.5 V < V(VIN) < 6 V

This device works normally during this voltage range, but reliability issues may occurs while the device works for a long time in this voltage range.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPIC6C596 device is a serial-in parallel-out, Power+LogicE 8-bit shift register with low-side switch DMOS outputs rating of a 100 mA per channel. The device is designed to drive resistive and inductive loads and is particularly well-suited as an interface between a microcontroller and LEDs or lamps. The TPIC6C596 device is an enhancement of the TPIC6C595 device, where the shift register serial output (SER OUT) is clocked on the falling edge of the serial clock to provide additional hold-time in applications where several devices are cascaded.

9.1.1 Cascaded Application

The serial output (SEROUT) clocks out of the device on the falling edge of SRCK to provide additional hold time for cascaded applications. Connect the device (SEROUT) pin to the next device (SERIN) for daisy Chain. This provides improved performance for applications where clock signals may be skewed, devices are not located near one another, or the system must tolerate electromagnetic interference.




Figure 13. Schematic of Inputs and Outputs

9.2 Typical Application

The typical application of TPIC6C596 device is an automotive cluster driver. In this example, two TPIC6C596 power shift registers are cascaded and used to turn on LEDs in the cluster panel. In this case, the LED must be updated after all 16 bits of data have been loaded into the serial shift registers. The MCU outputs the data to the serial input (SER IN) while clocking the shift register clock (SRCK). After the 16th clock, a pulse to the register clock (RCK) transfers the data to the storage registers. If output enable $\overline{(G)}$ is low, then the LEDs are turned on corresponding to the status word with ones being on and zeros off. With this simple scheme, MCU can use the SPI interface to turn on 16 LEDs using only two ICs as illustrated in Figure 14.



Typical Application (continued)




Figure 14. Typical Application Schematic

9.2.1 Design Requirements

Table 1 lists the design parameters for Figure 14.

 DESIGN PARAMTER
 EXAMPLE VALUE

 Vsupply
 9 to16 V

 V (D1), V (D2), V (D3), V (D4), V (D5), V (D6), V (D7), V (D8)
 2 V

 V (D9), V (D10), V (D11), V (D12), V (D13), V (D14), V (D15), V (D16)
 3.3 V

 I (D1), I (D2), I (D3), I (D4), I (D5), I (D6), I (D7), I (D8)
 20 mA when Vbattery is 12 V

 I (D9), I (D10), I (D11), I (D12), I (D13), I (D14), I (D15), I (D16)
 30 mA when Vbattery is 12 V

Table 1. Design Parameters

9.2.2 Detailed Design Procedure

To begin the design process, the designer must decide on a few parameters. The designer must know the following:

- Vsupply: LED supply is connected directly to the car battery, which has a voltage range from 9 V to 16 V, or fixed voltage. This application connects to the battery directly.
- V(Dx): LED forward voltage
- I(Dx): LED setting current when battery is 12 V.

9.2.2.1 R1, R2, R3, R4, R5, R6, R7, R8 R1 = R2 = R3 = R4 = R5 = R6 = R7 = R8 = $(Vsupply - V(Dx))/I(Dx) = (12 V - 2 V)/0.02 A = 500 \Omega$

When Vsupply is 9 V, I (D1) = I (D2) = I (D3) = I (D4) = I (D5) = I (D6) = I (D7) = I (D8) = (Vsupply - V(Dx)) / Rx = 14 mA.

When Vsupply is 16 V, I (D9) = I (D10) = I (D11) = I (D12) = I (D13) = I (D14) = I (D15) = I (D16) = (Vsupply - V(Dx)) / Rx= 43.8 mA.



NOTE

If designers can accept the current variation when battery voltage is changing, they can connect the device directly to the battery. If a designer need the less variation of current, they need to use the voltage regulator as supply voltage of LED, or change to constant current LED driver directly

9.2.3 Application Curve




Figure 15. CH1 is SRCK, CH2 is RCK, CH3 is SER IN and CH4 is D1 Current



10 Power Supply Recommendations

The TPIC6C596 device is designed to operate from an input voltage supply range from 4.5 V and 5.5 V. This input supply should be well regulated. TI recommends placing the ceramic bypass capacitors near the VCC pin.

11 Layout

11.1 Layout Guidelines

There is no special layout requirement for the digital signal pin; the only requirement is placing the ceramic bypass capacitors near the corresponding pin. Because the TPIC6C596 device does not have a thermal shutdown protection function, to prevent thermal damage, T_J must be less than 150°C. If the total sink current is high, the power dissipation might be large. The devices are currently not available in the thermal pad package, so good PCB design can optimize heat transfer, which is absolutely essential for the long-term reliability of the device.

Maximize the copper coverage on the PCB to increase the thermal conductivity of the board, because the major heat-flow path from the package to the ambient is through the copper on the PCB. Maximum copper is extremely important when the design does not include heat sinks attached to the PCB on the other side of the package.

- Add as many thermal vias as possible directly under the package ground pad to optimize the thermal conductivity of the board.
- All thermal vias should be either plated shut or plugged and capped on both sides of the board to prevent solder voids. To ensure reliability and performance, the solder coverage should be at least 85%.



11.2 Layout Example





Figure 16. Recommended Layout Example

Submit Documentation Feedback



11.3 Thermal Considerations



† Device mounted on FR4 printed-circuit board with no heat sink

 $\begin{aligned} \text{NOTES:} \quad & Z_{\theta A}(t) = r(t) \ R_{\theta J A} \\ & t_W = \text{pulse duration} \\ & t_C = \text{cycle time} \\ & d = \text{duty cycle} = t_W/t_C \end{aligned}$

Figure 17. D Package[†], Normalized Junction-to-Ambient Thermal Resistance vs Pulse Duration



12 Device and Documentation Support

12.1 Trademarks

All trademarks are the property of their respective owners.

12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TPIC6C596

Copyright © 2000-2015, Texas Instruments Incorporated





6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPIC6C596D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPIC6C596	Samples
TPIC6C596DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	6C596	Samples
TPIC6C596DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPIC6C596	Samples
TPIC6C596DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	6C596	Samples
TPIC6C596DRQ1	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	6C596Q	Samples
TPIC6C596N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	NIPDAU	N / A for Pkg Type	-40 to 125	TPIC6C596	Samples
TPIC6C596PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	6C596PW	Samples
TPIC6C596PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM		6C596PW	Samples
TPIC6C596PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	6C596PW	Samples
TPIC6C596PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM		6C596PW	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

6-Feb-2020

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 4-Nov-2020

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

"All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPIC6C596DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TPIC6C596DRG4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TPIC6C596DRQ1	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TPIC6C596PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPIC6C596PWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 4-Nov-2020



*All dimensions are nominal

7 til dillionsions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPIC6C596DR	SOIC	D	16	2500	367.0	367.0	38.0
TPIC6C596DRG4	SOIC	D	16	2500	350.0	350.0	43.0
TPIC6C596DRQ1	SOIC	D	16	2500	367.0	367.0	38.0
TPIC6C596PWR	TSSOP	PW	16	2000	350.0	350.0	43.0
TPIC6C596PWRG4	TSSOP	PW	16	2000	350.0	350.0	43.0

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated