

SBVS152C-DECEMBER 2010-REVISED OCTOBER 2011

# 16-Channel, Constant-Current LED Driver with 4-Channel Grouped Delay

Check for Samples: TLC59282

### **FEATURES**


- 16 Channels, Constant-Current Sink Output with On/Off Control
- Capability (Constant-Current Sink): 35 mA ( $V_{CC} \le 3.6$  V), 45 mA ( $V_{CC} \ge 3.6$  V)
- LED Power-Supply Voltage up to 17 V
- V<sub>CC</sub> = 3 V to 5.5 V
- Constant-Current Accuracy:
  - Channel-to-Channel =  $\pm 0.6\%$  (typ),  $\pm 2\%$  (max)
  - Device-to-Device =  $\pm 1\%$  (typ),  $\pm 3\%$  (max)
- Low Saturation Voltage: 0.31 V at 20 mA (typ)
  - $T_A = +25^{\circ}C$ , One Channel On
- CMOS Logic Level I/O
- Data Transfer Rate: 35 MHz
- BLANK Pulse Width: 30 ns
- Four-Channel Grouped Delay for Noise Reduction
- Operating Temperature: -40°C to +85°C

## APPLICATIONS

- Video Displays
- Message Boards
- Illumination

## DESCRIPTION

The TLC59282 is a 16-channel, constant-current sink driver. Each channel can be individually controlled via a simple serial communications protocol that is compatible with 3.3 V or 5 V CMOS logic levels, depending on the operating VCC. Once the serial data buffer is loaded, a rising edge on LATCH transfers the data to the LEDx outputs. The BLANK pin can be used to turn off all OUTn outputs during power-on and output data latching to prevent unwanted image displays during these times. The constant-current value of all 16 channels is set by a single external resistor. Multiple TLC59282s can be cascaded together to control additional LEDs from the same processor.



Typical Application Circuit (Multiple Daisy-Chained TLC59282s)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

	FACKAGE/UKL		
PRODUCT	PACKAGE-LEAD	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
	SSOR 34/05OR 34	TLC59282DBQR	Tape and Reel, 2500
TLC59282	SSOP-24/QSOP-24	TLC59282DBQ	Tape and Reel, 2500 Tube, 50 Tape and Reel, 3000
TI 050000		TLC59282RGER	Tape and Reel, 3000
TLC59282	QFN-24	TLC59282RGE	Tape and Reel, 250

#### PACKAGE/ORDERING INFORMATION<sup>(1)</sup>

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

### ABSOLUTE MAXIMUM RATINGS<sup>(1)(2)</sup>

Over operating free-air temperature range, unless otherwise noted.

	PARA	METER	TLC59282	UNIT
V <sub>CC</sub>	Supply voltage		-0.3 to +6	V
I <sub>OUT</sub>	Output current (dc)	Output current (dc) OUT0 to OUT15		mA
V <sub>IN</sub>	Input voltage range	SIN, SCLK, LAT, BLANK, IREF	–0.3 to V <sub>CC</sub> + 0.3	V
V <sub>OUT</sub>		SOUT	–0.3 to V <sub>CC</sub> + 0.3	V
	Output voltage range	OUT0 to OUT15	-0.3 to +18	V
T <sub>J(MAX)</sub>	Operating junction temperature		+150	°C
T <sub>STG</sub>	Storage temperature range		-55 to +150	°C
		Human body model (HBM)	4000	V
	ESD rating	Charged device model (CDM)	1000	V

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.

(2) All voltage values are with respect to network ground terminal.

#### THERMAL INFORMATION

		TLC		
	THERMAL METRIC <sup>(1)</sup>	DBQ	RGE	UNITS
		24 PINS	24 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	73.2	46.8	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	44.6	48.6	
$\theta_{JB}$	Junction-to-board thermal resistance	38.9	23.0	°C 44/
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	12.3	1.2	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	39.7	22.9	
θ <sub>JCbot</sub>	Junction-to-case (bottom) thermal resistance	n/a	6.3	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



#### SBVS152C - DECEMBER 2010 - REVISED OCTOBER 2011

## **RECOMMENDED OPERATING CONDITIONS**

At  $T_A = -40^{\circ}$ C to +85°C, unless otherwise noted.

			Т	LC59282		
	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
DC Characte	eristics: V <sub>CC</sub> = 3 V to 5.5 V		•			
V <sub>CC</sub>	Supply voltage		3		5.5	V
Vo	Voltage applied to output	OUT0 to OUT15			17	V
V <sub>IH</sub>	High-level input voltage		0.7 × V <sub>CC</sub>		V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage		GND		$0.3 \times V_{CC}$	V
он	High-level output current	SOUT			–1	mA
OL	Low-level output current	SOUT			1	mA
		OUT0 to OUT15, 3 V ≤ V <sub>CC</sub> < 3.6 V	2		35	mA
OLC	Constant output sink current	OUT0 to OUT15, 3.6 V ≤ V <sub>CC</sub> < 5.5 V	2		45	mA
Γ <sub>A</sub>	Operating free-air temperature range		-40		+85	°C
TJ	Operating junction temperature range		-40		+125	°C
AC Characte	eristics: V <sub>CC</sub> = 3 V to 5.5 V					
CLK (SCLK)	Data shift clock frequency	SCLK			35	MHz
Т <sub>WH0</sub>		SCLK	10			ns
T <sub>WL0</sub>		SCLK	10			ns
Г <sub>WH1</sub>	Pulse duration	LAT	20			ns
T <sub>WH2</sub>		BLANK	60			ns
T <sub>WL2</sub>		BLANK	30			ns
T <sub>SU0</sub>	Satur time	SIN–SCLK↑	4			ns
T <sub>SU1</sub>	Setup time	LAT↓–SCLK↑	10			ns
T <sub>H0</sub>	Hold time	SIN–SCLK↑	4			ns
T <sub>H1</sub>		LAT↓–SCLK↑	10			ns



### **ELECTRICAL CHARACTERISTICS**

At  $V_{CC}$  = 3 V to 5.5 V and  $T_A$  = -40°C to +85°C. Typical values at  $V_{CC}$  = 3.3 V and  $T_A$  = +25°C, unless otherwise noted.

			т	LC59282		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -1 mA at SOUT	$V_{CC} - 0.4$		V <sub>cc</sub>	V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 1 mA at SOUT			0.4	V
I <sub>IN</sub>	Input current	$V_{IN} = V_{CC}$ or GND at SIN and SCLK	-1		1	μA
I <sub>CC0</sub>		$\label{eq:SIN/SCLK/LAT} \begin{split} \text{SIN/SCLK/LAT} &= \text{low, BLANK} = \text{high, V}_{\text{OUTn}} = 1 \text{ V,} \\ \text{R}_{\text{IREF}} &= \text{open} \end{split}$		0.1	1	mA
I <sub>CC1</sub>		$ \begin{array}{l} \text{SIN/SCLK/LAT} = \text{low, BLANK} = \text{high, } V_{\text{OUTn}} = 1 \text{ V,} \\ \text{R}_{\text{IREF}} = 3 \text{ k}\Omega \ (\text{I}_{\text{OUT}} = 16.8 \text{ mA target}) \end{array} $		4.5	6	mA
I <sub>CC2</sub>	Supply current (V <sub>CC</sub> )	All OUTn = ON, SIN/SCLK/LAT/BLANK = low, $V_{OUTn}$ = 1 V, $R_{IREF}$ = 3 $k\Omega$		7	15	mA
I <sub>CC3</sub>		$ \begin{array}{l} \mbox{All OUTn} = \mbox{ON, SIN/SCLK/LAT/BLANK} = \mbox{Iow,} \\ \mbox{V}_{\mbox{OUTn}} = 1 \mbox{ V, } \mbox{R}_{\mbox{IREF}} = 1.5 \mbox{ k\Omega } (\mbox{I}_{\mbox{OUT}} = 33.6\mbox{mA target}) \end{array} $		16	34	mA
I <sub>OLC</sub>	Constant output current	All OUTn = ON, $V_{OUTn}$ = $V_{OUTfix}$ = 1 V, $R_{IREF}$ = 1.5 k $\Omega$ at OUT0 to OUT15 (see Figure 6), $T_A$ = +25°C	32.1	33.7	35.3	mA
I <sub>OLKG</sub>	Output leakage current	$\begin{array}{l} OUTn = OFF, \ V_{OUTn} = V_{OUTfix} = 17 \ V, \ BLANK = high, \\ R_{IREF} = 1.5 \ k\Omega \ at \ OUT0 \ to \ OUT15 \ (see \ Figure \ 6) \end{array}$			0.1	μA
∆l <sub>OLC0</sub>	Constant-current error (channel-to-channel) <sup>(1)</sup>	All OUTn = ON, $V_{OUTn}$ = $V_{OUTfix}$ = 1 V, $R_{IREF}$ = 1.5 k $\Omega$ at OUT0 to OUT15		±0.6	±2	%
∆I <sub>OLC1</sub>	Constant-current error (device-to-device) <sup>(2)</sup>	All OUTn = ON, V <sub>OUTn</sub> = V <sub>OUTfix</sub> = 1 V, R <sub>IREF</sub> = 1.5 kΩ at OUT0 to OUT15, T <sub>A</sub> = +25°C		±1	±3	%
∆I <sub>OLC2</sub>	Line regulation <sup>(3)</sup>	All OUTn = ON, V <sub>OUTn</sub> = V <sub>OUTfix</sub> = 1 V, R <sub>IREF</sub> = 1.5 k $\Omega$ at OUT0 to OUT15, V <sub>CC</sub> = 3 V to 5.5 V		±0.5	±1	%/V
∆I <sub>OLC3</sub>	Load regulation <sup>(4)</sup>	All OUTn = ON, V <sub>OUTn</sub> = 1 V to 3V, V <sub>OUTfix</sub> = 1 V, R <sub>IREF</sub> = 1.5 kΩ		±1	±3	%/V
V <sub>IREF</sub>	Reference voltage output	$R_{IREF} = 1.5 \text{ k}\Omega, T_A = +25^{\circ}C$	1.18	1.205	1.23	V
R <sub>PUP</sub>	Pull-up resistor	BLANK	250	500	750	kΩ
R <sub>PDWN</sub>	Pull-down resistor	LAT	250	500	750	kΩ

(1) The deviation of each output from the average of OUT0-OUT15 constant-current. Deviation is calculated by the formula:

I<sub>OUTn</sub> Δ (%) =

$$\frac{(I_{OUT0} + I_{OUT1} + ... + I_{OUT14} + I_{OUT15})}{16}$$

The deviation of the OUT0–OUT15 constant-current average from the ideal constant-current value. (2) Deviation is calculated by the following formula:

× 100

$$\Delta (\%) = \left( \frac{(l_{OUT0} + l_{OUT1} + ... + l_{OUT14} + l_{OUT15})}{16} - (Ideal Output Current) \right) \times 100$$
Ideal Current is calculated by the formula:

1 005 )

$$I_{OUT(IDEAL)} = 41.9 \times \left[ \frac{1.205}{R_{IREF}} \right]$$

(4)

(3) Line regulation is calculated by this equation:  

$$\Delta (\%/V) = \left\{ \frac{(I_{OUTn} \text{ at } V_{CC} = 5.5 \text{ V}) - (I_{OUTn} \text{ at } V_{CC} = 3 \text{ V})}{100} \right\} \times \frac{100}{100}$$

$$(I_{OUTn} \text{ at } V_{CC} = 3 \text{ V})$$
  
Load regulation is calculated by the equation:

$$\Delta (\%/V) = \left[ \begin{array}{c} (I_{OUTn} \text{ at } V_{OUTn} = 3 \text{ V}) - (I_{OUTn} \text{ at } V_{OUTn} = 1 \text{ V}) \\ \hline (I_{OUTn} \text{ at } V_{OUTn} = 1 \text{ V}) \end{array} \right] \times \frac{100}{3 \text{ V} - 1 \text{ V}}$$




#### SWITCHING CHARACTERISTICS

At  $V_{CC}$  = 3 V to 5.5 V,  $T_A$  = -40°C to +85°C,  $C_L$  = 15 pF,  $R_L$  = 130  $\Omega$ ,  $R_{IREF}$  = 1.5 k $\Omega$ , and  $V_{LED}$  = 5.5 V. Typical values at  $V_{CC}$  = 3.3 V and  $T_A$  = +25°C, unless otherwise noted.

			TL	C59282		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>R0</sub>	Diag time	SOUT (see Figure 5)		5	12	ns
t <sub>R1</sub>	Rise time	OUTn (see Figure 4)		10	30	ns
t <sub>F0</sub>	Fall time	SOUT (see Figure 5)		5	12	ns
t <sub>F1</sub>	- Fall time	OUTn (see Figure 4)		10	30	ns
t <sub>D0</sub>	Propagation delay time	SCLK↑ to SOUT↑↓		8	20	ns
t <sub>D1</sub>		LAT↑ or BLANK↑↓ to OUT0/OUT7/OUT8/OUT15 on/off		18	36	ns
t <sub>D2</sub>		LAT↑ or BLANK↑↓ to OUT1/OUT6/OUT9/OUT14 on/off		38	69	ns
t <sub>D3</sub>		LAT↑ or BLANK↑↓ to OUT2/OUT5/OUT10/OUT13 on/off		58	102	ns
t <sub>D4</sub>		LAT↑ or BLANK↑↓ to OUT3/OUT4/OUT11/OUT12 on/off		78	135	ns
t <sub>ON_ERR</sub>	Output on-time error <sup>(1)</sup>	On/off latch data = all '1', 30 ns BLANK low level one-shot pulse input	-15		15	ns


(1) Output on-time error ( $t_{ON\_ERR}$ ) is calculated by the formula:  $t_{ON\_ERR}$  (ns) =  $t_{OUT\_ON}$  – BLANK low level one-shot pulse width ( $T_{WL2}$ ).  $t_{OUT\_ON}$  indicates the actual on-time of the constant-current output.




### FUNCTIONAL BLOCK DIAGRAM

www.ti.com

#### **DEVICE INFORMATION**





NOTE: Thermal pad is not connected to GND internally. The thermal pad must be connected to GND via the PCB pattern.

Texas

NSTRUMENTS

#### SBVS152C-DECEMBER 2010-REVISED OCTOBER 2011


#### **TERMINAL FUNCTIONS**

TERMINAL				
NAME	DBQ	RGE	I/O	DESCRIPTION
SIN	2	23	I	Serial data input for driver on/off control; Schmitt buffer input. When SIN is high, data '1' are written into the LSB of the 16-bit shift register at the SCLK rising edge.
SCLK	3	24	I	Serial data shift clock; Schmitt buffer input. All data in the 16-bit shift register are shifted toward the MSB by 1-bit synchronization of SCLK.
LAT	4	1	I	Level triggered latch; Schmitt buffer input. The data in the 16-bit shift register continue to transfer to the output on/off data latch while LAT is high. Therefore, if the data in the 16-bit shift register are changed when LAT is high, the data in the data latch are also changed. The data in the data latch are held when LAT is low. This pin is internally pulled down to GND with a 500 k $\Omega$ (typ) resistor.
BLANK	21	18	I	Blank, all outputs; Schmitt buffer input. When BLANK is high, all constant-current outputs (OUT0–OUT15) are forced off. When BLANK is low, all constant-current outputs are controlled by the data in the output on/off data latch. This pin is internally pulled up to $V_{CC}$ with a 500 k $\Omega$ (typ) resistor.
IREF	23	20	I/O	Constant-current value setting, OUT0–OUT15 sink constant-current is set to desired value by connection to an external resistor between IREF and GND.
SOUT	22	19	0	Serial data output. This output is connected to the MSB of the 16-bit shift register. SOUT data changes at the rising edge of SCLK.
OUT0	5	2	0	Constant-current output. Each output can be tied together with others to increase the constant-current. Different voltages can be applied to each output.
OUT1	6	3	0	Constant-current output
OUT2	7	4	0	Constant-current output
OUT3	8	5	0	Constant-current output
OUT4	9	6	0	Constant-current output
OUT5	10	7	0	Constant-current output
OUT6	11	8	0	Constant-current output
OUT7	12	9	0	Constant-current output
OUT8	13	10	0	Constant-current output
OUT9	14	11	0	Constant-current output
OUT10	15	12	0	Constant-current output
OUT11	16	13	0	Constant-current output
OUT12	17	14	0	Constant-current output
OUT13	18	15	0	Constant-current output
OUT14	19	16	0	Constant-current output
OUT15	20	17	0	Constant-current output
VCC	24	21	_	Power-supply voltage
GND	1	22	—	Power ground

SBVS152C - DECEMBER 2010 - REVISED OCTOBER 2011

## PARAMETER MEASUREMENT INFORMATION

# PIN EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS











Figure 3. OUT0 Through OUT15

# **TEST CIRCUITS**



(1)  $C_L$  includes measurement probe and jig capacitance.








Figure 5. Rise Time and Fall Time Test Circuit for SOUT





Figure 6. Constant-Current Test Circuit for OUTn






www.ti.com

#### **TIMING DIAGRAMS**



(1) Input pulse rise and fall time is 1 ns to 3 ns.

Figure 7. Input Timing




(1) Input pulse rise and fall time is 1 ns to 3 ns.



Texas

**NSTRUMENTS** 

www.ti.com




(2)  $t_{ON}_{ERR} = t_{OUTON} - T_{WL2}$ .



Copyright © 2010-2011, Texas Instruments Incorporated







www.ti.com

ISTRUMENTS

TXAS

### **DETAILED DESCRIPTION**

### SETTING FOR THE CONSTANT SINK CURRENT VALUE

The constant-current values are determined by an external resistor ( $R_{IREF}$ ) placed between IREF and GND. The resistor ( $R_{IREF}$ ) value is calculated by Equation 1.

$$R_{IREF} (k\Omega) = \frac{V_{IREF} (V)}{I_{OLC} (mA)} \times 41.9$$

Where:

 $V_{IREF}$  = the internal reference voltage on the IREF pin (typically 1.205 V)

(1)

 $I_{OLC}$  must be set in the range of 2 mA to 35 mA when  $V_{CC}$  is less than 3.6 V. Also, when  $V_{CC}$  is equal to 3.6 V or greater,  $I_{OLC}$  must be set in the range of 2 mA to 45 mA. The constant sink current characteristic for the external resistor value is shown in Figure 10. Table 1 describes the constant-current output versus external resistor value.

Table 1. Constant-Current Output versus External Resistor Value	Table 1. Constant-	Current Outpu	t versus External	Resistor Valu	le
---	--------------------	---------------	-------------------	---------------	----

I <sub>OLC</sub> (mA, Typical)	R <sub>IREF</sub> (kΩ)
45 (V <sub>CC</sub> > 3.6 V only)	1.12
40 (V <sub>CC</sub> > 3.6 V only)	1.26
35	1.44
30	1.68
25	2.02
20	2.52
15	3.37
10	5.05
5	10.1
2	25.2

## CONSTANT-CURRENT DRIVER ON/OFF CONTROL

When BLANK is low, the corresponding output is turned on if the data in the on/off control data latch are '1' and remains off if the data are '0'. When BLANK is high, all outputs are forced off. This control is shown in Table 2.

OUTPUT ON/OFF DATA	CONSTANT-CURRENT OUTPUT STATUS
0	Off
1	On

#### Table 2. On/Off Control Data Truth Table

When the IC is initially powered on, the data in the 16-bit shift register and output on/off data latch are not set to the respective default value. Therefore, the output on/off data must be written to the data latch before turning the constant-current output on. BLANK should be at a high level when powered on because the constant-current may be turned on as a result of random data in the output on/off data latch.

The output on/off data corresponding to any unconnected OUTn outputs should be set to '0' before turning on the remaining outputs. Otherwise, the supply current ( $I_{CC}$ ) increases while the LEDs are on.




TLC59282

www.ti.com

#### **REGISTER CONFIGURATION**

The TLC59282 has a 16-bit shift register and an output on/off data latch. Both the shift register and data latch are 16 bits long and are used to turn the constant-current outputs on and off. Figure 16 shows the shift register and data latch configuration. The data at the SIN pin are shifted in to the LSB of the 16-bit shift register at the rising edge of the SCLK pin; SOUT data change at the rising edge of SCLK.

The output on/off data in the 16-bit shift register continue to transfer to the output on/off data latch while LAT is high. Therefore, if the data in the 16-bit shift register are changed when LAT is high, the data in the data latch are also changed. The data in the data latch are held when LAT is low. When the IC initially powers on, the data in the output on/off shift register and latch are not set to the default values; on/off control data must be written to the on/off control data latch before turning the constant-current output on. BLANK should be high when the IC is powered on because the constant-current may be turned on at that time as a result of random values in the on/off data latch. All constant-current outputs are forced off when BLANK is high. The OUTn on/off are controlled by the data in the output on/off data latch. The timing diagram and truth table for writing data are shown in Figure 17 and Table 3.



To Constant-Current Driver Control Block

Figure 16. 16-Bit Shift Register and Output On/Off Data Latch Configuration






Figure 17. Operation Timing Diagram

SCLK	LAT	BLANK	SIN	OUT0OUT7OUT15	SOUT
↑	High	Low	Dn	DnDn – 7Dn – 15	Dn – 15
↑ (	Low	Low	Dn + 1	No change	Dn – 14
Ť	High	Low	Dn + 2	Dn + 2Dn – 5Dn – 13	Dn – 13
$\downarrow$		Low	Dn + 3	Dn + 2Dn – 5Dn – 13	Dn – 13
$\downarrow$	—	High	Dn + 3	Off	Dn – 13

#### Table 3. Truth Table in Operation

#### NOISE REDUCTION

Large surge currents may flow through the IC and the board if all 16 outputs turn on or off simultaneously. These large current surges could induce detrimental noise and electromagnetic interference (EMI) into other circuits. The TLC59282 independently turns on or off the outputs for each color group with a 20 ns (typ) delay time; see Figure 9. The output current sinks are grouped into four groups. The first group that is turned on/off are OUT0/7/8/15; the second group that is turned on/off are OUT1/6/9/14; the third group that is turned on/off are OUT2/5/10/13; and the fourth group is OUT3/4/11/12. Both turn-on and turn-off are delayed. However, the state of each output is controlled by the data in the output on-off data latch and BLANK level.

14 Submit Documentation Feedback

Page



SBVS152C - DECEMBER 2010 - REVISED OCTOBER 2011

#### www.ti.com

### **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	nanges from Revision B (July 2011) to Revision C	Page
•	Added Low Saturation Voltage Features bullet	1

#### Changes from Revision A (December 2010) to Revision B

•	Changed Constant-Current Accuracy Features bullet	1
•	Added RGE package information to Package/Ordering Information table	2
•	Added RGE package to Thermal Information table	2
•	Changed Input current parameter test conditions in Electrical Characteristics table	4
•	Added RGE pin out and footnote to Device Information section	6
•	Added RGE information to Terminal Functions table	7
•	Deleted Figure 11, POWER DISSIPATION RATE vs FREE-AIR TEMPERATURE	11



6-Feb-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLC59282DBQ	ACTIVE	SSOP	DBQ	24	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TLC59282	Samples
TLC59282DBQR	ACTIVE	SSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TLC59282	Samples
TLC59282RGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TLC 59282	Samples
TLC59282RGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TLC 59282	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



6-Feb-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal													
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	TLC59282RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
	TLC59282RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

26-Mar-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC59282RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
TLC59282RGET	VQFN	RGE	24	250	210.0	185.0	35.0

# **GENERIC PACKAGE VIEW**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




# **RGE0024C**

# **PACKAGE OUTLINE**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# **RGE0024C**

# **EXAMPLE BOARD LAYOUT**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# **RGE0024C**

# **EXAMPLE STENCIL DESIGN**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



DBQ (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.

D. Falls within JEDEC MO-137 variation AE.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated