SLLS032B - DECEMBER 1987 - REVISED MAY 1995

- Meets or Exceeds the Requirements of ANSI Standard EIA/TIA-422-B and ITU Recommendation V.11
- Designed to Operate at 20 Mbaud or Higher
- TTL-and CMOS-Input Compatibility
- Single 5-V Supply Operation
- Output Short-Circuit Protection
- Improved Replacement for the μA9638

description

The SN75ALS191 is a dual, high-speed, differential line driver designed to meet ANSI Standard EIA/TIA-422-B and ITU Recommendation V.11. The inputs are TTL- and CMOS-compatible and have input clamp diodes. Schottky-diode-clamped transistors minimize propagation delay time. This device operates from a single 5-V power supply and is supplied in eight-pin packages.

The SN75ALS191 is characterized for operation from 0°C to 70°C.


FUNCTION TABLE (each driver)

INPUTS	OUTPUTS				
Α	Υ	Z			
Н	Н	L			
L	L	Н			

H = high level, L = low level,


Z = high impedance

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage, V _I	7 V
Continuous total dissipation	. See Dissipation Rating Table
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range, T _{stq}	– 65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values except differential output voltage (V_{OD}) are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING		
D	725 mW	5.8 mW/°C	464 mW		
Р	1000 mW	8.0 mW/°C	640 mW		

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.75	5	5.25	٧
High-level input voltage, V _{IH}	2			V
Low-level input voltage, V _{IL}			8.0	V
High-level output current, I _{OH}			- 50	mA
Low-level output current, I _{OL}			50	mA
Operating free-air temperature, T _A	0		70	°C



SLLS032B - DECEMBER 1987 - REVISED MAY 1995

electrical characteristics over operating free-air temperature range (unless otherwise noted)

	PARAMETER		MIN	TYP†	MAX	UNIT		
V_{IK}	Input clamp voltage	$V_{CC} = 4.75 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1	-1.2	V
		$V_{CC} = 4.75 \text{ V},$	V _{IH} = 2 V,	$I_{OH} = -10 \text{ mA}$	2.5	3.3		.,
V _{OH}	High-level output voltage	V _{IL} = 0.8 V		$I_{OH} = -40 \text{ mA}$	2			V
V _{OL}	Low-level output voltage	$V_{CC} = 4.75 \text{ V},$ $I_{OL} = 40 \text{ mA}$	V _{IH} = 2 V,	$V_{IL} = 0.8 V,$			0.5	V
V _{OD1}	Differential output voltage	$V_{CC} = 5.25 \text{ V},$	I _O = 0				2 V _{OD2}	V
$ V_{OD2} $	Differential output voltage				2			V
$\Delta V_{OD} $	Change in magnitude of differential output voltage‡	V _{CC} = 4.75 V to 5.25 V,		R _L = 100 Ω,			± 0.4	٧
V _{OC}	Common-mode output voltage§	See Figure 1					3	V
Δ V _{OC}	Change in magnitude of common-mode output voltage ‡						± 0.4	V
				V _O = 6 V		0.1	100	
lo	Output current with power off	$V_{CC} = 0$		$V_0 = -0.25 \text{ V}$		-0.1	-100	μΑ
				$V_0 = -0.25 \text{ V to 6 V}$			±100	
I _I	Input current	$V_{CC} = 5.25 \text{ V},$	$V_{I} = 5.5 V$				50	μΑ
I _{IH}	High-level input current	$V_{CC} = 5.25 \text{ V},$	$V_1 = 2.7 \text{ V}$				25	μΑ
I _{IL}	Low-level input current	$V_{CC} = 5.25 \text{ V},$	$V_{I} = 0.5 V$				200	μΑ
I _{OS}	Short-circuit output current [¶]	$V_{CC} = 5.25 \text{ V},$	$V_O = 0$		-50		-150	mA
I _{CC}	Supply current (all drivers)	$V_{CC} = 5.25 \text{ V},$	No load,	All inputs at 0 V		32	40	mA

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V and T_A = 25°C.

switching characteristics over recommended operating free-air temperature range, $V_{CC} = 5 \text{ V}$

	PARAMETER		TEST CONDITION	MIN	TYP#	MAX	UNIT	
t _{d(OD)}	Differential-output delay time					3.5	7	ns
$t_{t(OD)}$	Differential-output transition time	$C_L = 15 pF$,	$R_L = 100 \Omega$,	See Figure 2		3.5	7	ns
	Skew	1				1.5	4	ns

[#] Typical values are at $T_A = 25^{\circ}C$.



[‡] | V_{OD} | and | V_{OC} | are the changes in magnitude of V_{OD} and V_{OC}, respectively, that occur when the input is changed from a high level to a low level.

[§] In ANSI Standard EIA/TIA-422-B, V_{OC}, which is the average of the two output voltages with respect to ground, is called output offset voltage, V_{OS}.

[¶] Only one output at a time should be shorted, and duration of the short circuit should not exceed one second.

PARAMETER MEASUREMENT INFORMATION





Figure 1. Differential and Common-Mode Output Voltages



NOTES: A. The input pulse generator has the following characteristics: $Z_0 = 50 \Omega$, PRR $\leq 500 \text{ kHz}$, $t_w = 100 \text{ ns}$, $t_r = \leq 5 \text{ ns}$.

B. C_L includes probe and jig capacitance.

Figure 2. Test Circuit and Voltage Waveforms





6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN75ALS191D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	75A191	Samples
SN75ALS191DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	75A191	Samples
SN75ALS191DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	75A191	Samples
SN75ALS191DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	75A191	Samples
SN75ALS191P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	75ALS191	Samples
SN75ALS191PE4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	75ALS191	Samples
SN75ALS191PSR	ACTIVE	so	PS	8	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	V191	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

6-Feb-2020

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Dec-2018

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75ALS191DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 20-Dec-2018



*All dimensions are nominal

ĺ	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
	SN75ALS191DR	SOIC	D	8	2500	340.5	338.1	20.6	



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PS (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated