

Order

Now







SCES648A - FEBRUARY 2006 - REVISED AUGUST 2019

# SN74LVC1G32-Q1 Single 2-input positive-OR gate

Technical

Documents

#### Features 1

- Available in the small 1.45 mm<sup>2</sup> Package (DRY) with 0.5-mm Pitch
- Supports 5-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 5.5-V
- Supports Down Translation to V<sub>CC</sub>
- Max t<sub>pd</sub> of 3.6 ns at 3.3-V
- Low Power Consumption, 10-µA Max I<sub>CC</sub>
- ±24-mA Output Drive at 3.3-V
- Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

#### Applications 2

- **AV Receiver**
- Blu-ray Player and Home Theater
- **Digital Picture Frame (DPF)**
- Embedded PC
- IP Phone: Wireless
- High-Speed Data Acquisition and Generation
- Motor Control: High-Voltage
- Optical Networking: Video Over Fiber and EPON
- Personal Navigation Device (GPS)
- Portable Media Player
- Private Branch Exchange (PBX)
- Server PSU
- SSD: Internal and External
- TV: LCD/Digital and High-Definition (HDTV)
- Telecom Shelter: Power Distribution Unit (PDU), Power Monitoring Unit (PMU), Wireless Battery Monitoring, Remote Electrical Tilt Unit (RET), Remote Radio Unit (RRU), Tower Mounted Amplifier (TMA)
- Video Conferencing: IP-Based HD
- Vector Signal Analyzer and Generator
- WiMAX and Wireless Infrastructure Equipment
- Wireless Headset, Keyboard, Mouse, and Repeater

#### 3 Description

Tools &

Software

This single 2-input positive-OR gate is designed for 1.65-V to 5.5-V V<sub>CC</sub> operation.

Support &

Community

20

The SN74LVC1G32-Q1 device performs the Boolean function Y = A + B or  $Y = \overline{\overline{A \cdot B}}$  in positive logic.

The CMOS device has high output drive while maintaining low static power dissipation over a broad V<sub>CC</sub> operating range.

The SN74LVC1G32-Q1 device is available in a variety of packages, including the small DRY package with a body size of  $1.45 \times 1.00$  mm.

#### **Device Information**

DEVICE NAME	PACKAGE (PINS)	BODY SIZE
SN74LVC1G32QDBV	SOT-23 (5)	2.90mm × 2.80mm
SN74LVC1G32QDCK	SC70 (5)	2.00mm × 1.25mm
SN74LVC1G32QDRY	SON (6)	1.45mm × 1.00mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.





An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

2

# Table of Contents

1	Feat	ures 1
2	Арр	lications 1
3	Des	cription1
4	Revi	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions5
	6.4	Thermal Information 5
	6.5	Electrical Characteristics
	6.6	Switching Characteristics, $C_L = 15 \text{ pF}$ 6
	6.7	Switching Characteristics, 1.8 V and 2.5V 6
	6.8	Switching Characteristics, 3.3 V and 5 V7
	6.9	Operating Characteristics7
	6.10	Typical Characteristics 7
7	Para	meter Measurement Information
8	Deta	niled Description 10

	8.1	Overview 10
	8.2	Functional Block Diagram 10
	8.3	Feature Description 10
	8.4	Device Functional Modes 10
9	App	lication and Implementation 11
	9.1	Application Information 11
	9.2	Typical Application 11
10	Pow	ver Supply Recommendations 12
11	Lay	out
	11.1	
	11.2	Layout Example 12
12	Dev	ice and Documentation Support 13
	12.1	Receiving Notification of Documentation Updates 13
	12.2	Community Resources
	12.3	Trademarks 13
	12.4	Electrostatic Discharge Caution 13
	12.5	Glossary 13
13	Mec	hanical, Packaging, and Orderable
		mation 13

### 4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


CI	hanges from Original (February 2006) to Revision A	Page
•	Changed data sheet format to new TI standard	1
•	Added SON (6) DRY package to Device Information table	1
•	Added DRY Package to Pin Configuration and Functions section.	3

www.ti.com



## 5 Pin Configuration and Functions





DRY package 6-Pin SON (Transparent Top View)

А	1	6	$V_{cc}$
В	2	5	NC
GND	3	4	Y

NC = No Connect

See Mechanical drawings at the end of the data sheet for dimensions

	DIN		
	PIN		DESCRIPTION
NAME	DBV, DCK	DRY	
A	1	1	Input
В	2	2	Input
GND	3	3	Ground
Y	4	4	Output
VCC	5	6	Power pin
NC	-	5	Not connected

#### **Pin Functions**

#### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	6.5	V
VI	Input voltage range <sup>(2)</sup>		-0.5	6.5	V
Vo	Voltage range applied to any output in the high-impedance or	power-off state <sup>(2)</sup>	-0.5	6.5	V
Vo	Voltage range applied to any output in the high or low state <sup>(2)</sup>	(3)	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
lo	Continuous output current			±50	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(3) The value of V<sub>CC</sub> is provided in the *Recommended Operating Conditions* table.

#### 6.2 ESD Ratings

	PARAMETER	VAUE	UNIT	
Electro statio		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all $\ensuremath{\text{pins}}^{(2)}$	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.



#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V	Currente unalta da	Operating	1.65	5.5	V
V <sub>CC</sub>	High-level input voltage L Low-level input voltage Input voltage O Output voltage	Data retention only	1.5		v
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>		
V		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
V <sub>IH</sub>	High-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	2		V
	High-level input voltage Low-level input voltage Input voltage Output voltage High-level output current Low-level output current	$V_{CC} = 4.5 V \text{ to } 5.5 V$	0.7 × V <sub>CC</sub>		
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	
V	High-level input voltage Low-level input voltage Input voltage Output voltage High-level output current Low-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	N
VIL	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$		0.8	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$0.3 \times V_{CC}$	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.65 V		-4	
		V <sub>CC</sub> = 2.3 V		-8	
I <sub>OH</sub>	High-level output current	<u> </u>		-16	mA
		$V_{CC} = 3 V$		-24	
	Input voltage         Output voltage         DH         High-level output current         DL         Low-level output current	$V_{CC} = 4.5 V$		-32	
		V <sub>CC</sub> = 1.65 V		4	
		V <sub>CC</sub> = 2.3 V		8	
I <sub>OL</sub>	Low-level output current	N 2 N		16	mA
		$V_{CC} = 3 V$		24	
		$V_{CC} = 4.5 V$		32	l
		$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}, 2.5 \text{ V} \pm 0.2 \text{ V}$		20	
$\Delta t / \Delta v$	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		ns/V	
		$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$			
<b>т</b>	Operating free air temperature	DSBGA package	-40	85	°C
T <sub>A</sub>	Operating free-air temperature	All other packages	-40	125	°C

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	DBV	DCK	DRY	UNIT
		5 PINS	5 PINS	6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	229	278	439	°C/W
R <sub>0JCtop</sub>	Junction-to-case (top) thermal resistance	164	93	277	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	62	65	271	°C/W
ΨJT	Junction-to-top characterization parameter	44	2	84	°C/W
Ψјв	Junction-to-board characterization parameter	62	64	271	°C/W
R <sub>0JCbot</sub>	Junction-to-case (bottom) thermal resistance	-	-	-	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

#### SN74LVC1G32-Q1

SCES648A - FEBRUARY 2006 - REVISED AUGUST 2019

RUMENTS

(AS

#### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	-40°0	C to 85°C		-40°C to 125°C RECOMMENDED			
			MIN	TYP <sup>(1)</sup> M/	х м	IN TYP	MAX		
	I <sub>OH</sub> = -100 μA	1.65 V to 5.5 V	V <sub>CC</sub> - 0.1		$V_{\rm CC} - 0$	).1			
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2		1	1.2			
	$I_{OH} = -8 \text{ mA}$	2.3 V	1.9		1	1.9		N	
V <sub>OH</sub>	I <sub>OH</sub> = -16 mA	2.14	2.4		2	2.4		V	
	I <sub>OH</sub> = -24 mA	3 V	2.3		2	2.3			
	I <sub>OH</sub> = -32 mA	4.5 V	3.8		3	3.8			
	I <sub>OL</sub> = 100 μA	1.65 V to 5.5 V		(	.1		0.1		
	I <sub>OL</sub> = 4 mA	1.65 V		0.	45		0.45		
N/	I <sub>OL</sub> = 8 mA	2.3 V		(	.3		0.4		
V <sub>OL</sub>	I <sub>OL</sub> = 16 mA	3 V		(	.4		0.5	V	
	I <sub>OL</sub> = 24 mA	3 V		0.	55		0.65		
	I <sub>OL</sub> = 32 mA	4.5 V		0.	55		0.65		
II A or B inputs	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V			±5		±5	μA	
l <sub>off</sub>	$V_{I} \text{ or } V_{O} = 5.5 \text{ V}$	0		±	10		±25	μA	
I <sub>CC</sub>	$V_{I} = 5.5 \text{ V or GND}, \qquad I_{O} = 0$	1.65 V to 5.5 V			10		10	μA	
ΔI <sub>CC</sub>	One input at $V_{CC} - 0.6 V$ , Other inputs at $V_{CC}$ or GND	3 V to 5.5 V		5	00		500	μA	
Ci	$V_1 = V_{CC}$ or GND	3.3 V		4		4		pF	

(1) All typical values are at V<sub>CC</sub> = 3.3 V,  $T_A$  = 25°C.

#### 6.6 Switching Characteristics, $C_L = 15 \text{ pF}$

over recommended operating free-air temperature range, C<sub>L</sub> = 15 pF (unless otherwise noted) (see Figure 3)

						–40°C t	o 85°C				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1 ± 0.1		V <sub>CC</sub> = 2 ± 0.2		V <sub>CC</sub> = 3 ± 0.3		V <sub>CC</sub> = ± 0.5		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A or B	Y	1.9	7.2	0.8	4.4	0.9	3.6	0.8	3.4	ns

#### 6.7 Switching Characteristics, 1.8 V and 2.5V

over recommended operating free-air temperature range,  $C_L = 30 \text{ pF}$  or 50 pF (unless otherwise noted)<sup>(1)</sup> (see Figure 4)

	PARAMETER FROM (INPUT)		–40°C to	85°C	-40°C to RECOMM		–40°C to	85°C	–40°C to RECOMME		
PARAMETER		TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A or B	Y	2.8	8	2.8	9	1.2	5.5	1.2	6	ns

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.



### 6.8 Switching Characteristics, 3.3 V and 5 V

over recommended operating free-air temperature range, C<sub>L</sub> = 30 pF or 50 pF (unless otherwise noted)<sup>(1)</sup> (see Figure 4)

			-40°C to 85°C V <sub>CC</sub> = 3.3 V ± 0.3 V		$-40^{\circ}C \text{ to } 125^{\circ}C$ RECOMMENDED $V_{CC} = 3.3 \text{ V}$ $\pm 0.3 \text{ V}$		-40°C to 85°C V <sub>CC</sub> = 5 V ± 0.5 V		–40°C to 7 RECOMME	UNIT	
PARAMETER	FROM (INPUT)	TO (OUTPUT)							V <sub>CC</sub> = 5 V ± 0.5 V		
			MIN	MIN MAX		MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A or B	Y	1.1	4.5	1	4	1	4	1	4.5	ns


(1) On products compliant to MIL-PRF-38535, this parameter is not production tested

## 6.9 Operating Characteristics


 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	V <sub>CC</sub> = 5 V TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	f = 10 MHz	20	20	21	22	pF

#### 6.10 Typical Characteristics





#### 7 Parameter Measurement Information





TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
$t_{PLZ}/t_{PZL}$	$V_{load}$
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

	INF	PUTS			_	_	
V <sub>cc</sub>	V	t,/t,	V <sub>M</sub>	VLOAD	CL	R	V
1.8 V ± 0.15 V	V <sub>cc</sub>	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	15 pF	<b>1 Μ</b> Ω	0.15 V
$2.5~V\pm0.2~V$	$V_{cc}$	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	15 pF	<b>1 Μ</b> Ω	0.15 V
$3.3~V\pm0.3~V$	3 V	≤2.5 ns	1.5 V	6 V	15 pF	<b>1 Μ</b> Ω	0.3 V
$5~V~\pm~0.5~V$	$V_{cc}$	≤2.5 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	15 pF	<b>1 Μ</b> Ω	0.3 V









NOTES: A.  $C_{L}$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
   C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z₀ = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{dis}$ .
- G.  $t_{PIH}$  and  $t_{PH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

INVERTING AND NONINVERTING OUTPUTS

H. All parameters and waveforms are not applicable to all devices.

#### Figure 3. Load Circuit and Voltage Waveforms

Submit Documentation Feedback

8



# SCES648A – FEBRUARY 2006 – REVISED AUGUST 2019


V.

0 V

V.


0 V

#### www.ti.com



 $V_{M}$   $V_{OH}$   $V_{OH}$   $V_{OH}$   $V_{OH}$ 

#### VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS



NOTES: A.  $C_{L}$  includes probe and jig capacitance.

Output

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
   C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>o</sub> = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PHZ}$  are the same as  $t_{en}$ .
- G.  $t_{\text{PLH}}$  and  $t_{\text{PHL}}$  are the same as  $t_{\text{pd}}$ .
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 4. Load Circuit and Voltage Waveforms



#### 8 Detailed Description

#### 8.1 Overview

The SN74LVC1G32-Q1 device contains one 2-input positive OR gate device and performs the Boolean function  $Y = A + B \text{ or } Y = \overline{A \cdot B}$  This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

- Wide operating voltage range.
  - Operates from 1.65 V to 5.5 V.
- Allows down voltage translation.
- Inputs accept voltages to 5.5 V.
- $I_{off}$  feature allows voltages on the inputs and outputs, when  $V_{CC}$  is 0 V.

#### 8.4 Device Functional Modes

INPU	JTS	OUTPUT									
Α	В	Y									
Н	Х	Н									
Х	н	н									
L	L	L									

#### Table 1. Function Table



#### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The SN74LVC1G32-Q1 device is a high drive CMOS device that can be used for implementing OR logic with a high output drive, such as an LED application. It can produce 24 mA of drive current at 3.3 V making it Ideal for driving multiple outputs and good for high speed applications up to 100 MHz. The inputs are 5.5-V tolerant allowing translation down to  $V_{CC}$ .

#### 9.2 Typical Application




Figure 5. Typical Application Schematic

#### 9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.


#### 9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
  - Rise time and fall time specs. See  $(\Delta t / \Delta V)$  in the *Recommended Operating Conditions* table.
  - Specified high and low levels. See (V<sub>IH</sub> and V<sub>IL</sub>) in the *Recommended Operating Conditions* table.
  - Inputs are overvoltage tolerant allowing them to go as high as (V<sub>1</sub> max) in the *Recommended Operating Conditions* table at any valid V<sub>CC</sub>.
- 2. Recommend Output Conditions:
  - Load currents should not exceed (I<sub>O</sub> max) per output and should not exceed total current (continuous current through V<sub>CC</sub> or GND) for the part. These limits are located in the *Absolute Maximum Ratings* table.

#### **Typical Application (continued)**

– Outputs should not be pulled above  $V_{CC}$ .

#### 9.2.3 Application Curves



#### 10 Power Supply Recommendations

The power supply can be any voltage between the min and max supply voltage rating located in the *Recommended Operating Conditions* table.

Each VCC pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- $\mu$ F capacitor is recommended. If there are multiple VCC pins, then a 0.01- $\mu$ F or 0.022- $\mu$ F capacitor is recommended for each power pin. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

#### 11 Layout


#### 11.1 Layout Guidelines


When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used, or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Layout Example are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or VCC, whichever make more sense or is more convenient.

#### 11.2 Layout Example







#### **12 Device and Documentation Support**

#### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



6-Feb-2020

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LVC1G32QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C32O	Samples
SN74LVC1G32QDCKRQ1	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CGO	Samples
SN74LVC1G32QDRYRQ1	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	FW	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## PACKAGE OPTION ADDENDUM

6-Feb-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC1G32-Q1 :

Catalog: SN74LVC1G32

Enhanced Product: SN74LVC1G32-EP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications

## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	All dimensions are nominal											
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC1G32QDBVRQ1	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
SN74LVC1G32QDCKRQ1	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
SN74LVC1G32QDRYRQ1	SON	DRY	6	5000	180.0	9.5	1.2	1.65	0.7	4.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

7-Sep-2019



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC1G32QDBVRQ1	SOT-23	DBV	5	3000	203.0	203.0	35.0
SN74LVC1G32QDCKRQ1	SC70	DCK	5	3000	203.0	203.0	35.0
SN74LVC1G32QDRYRQ1	SON	DRY	6	5000	189.0	185.0	36.0

# **DBV0005A**



## **PACKAGE OUTLINE**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.



## DBV0005A

# **EXAMPLE BOARD LAYOUT**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DBV0005A

# **EXAMPLE STENCIL DESIGN**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-203 variation AA.



## LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



## **GENERIC PACKAGE VIEW**

# USON - 0.6 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4207181/G


# **DRY0006B**



## **PACKAGE OUTLINE**

## USON - 0.55 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.




# **DRY0006B**

# **EXAMPLE BOARD LAYOUT**

## USON - 0.55 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).




## **DRY0006B**

# **EXAMPLE STENCIL DESIGN**

## USON - 0.55 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated