











SN65HVD10, SN65HVD11, SN65HVD12 SN75HVD10, SN75HVD11, SN75HVD12

SLLS505O - FEBRUARY 2002 - REVISED FEBRUARY 2017

SNx5HVD1x 3.3-V RS-485 Transceivers

Features

- Operates With a 3.3-V Supply
- Bus-Pin ESD Protection Exceeds 16-kV HBM
- 1/8 Unit-Load Option Available (Up to 256 Nodes on the Bus)
- Optional Driver Output Transition Times for Signaling Rates (1) of 1 Mbps, 10 Mbps, and 32 Mbps
- Meets or Exceeds the Requirements of ANSI TIA/EIA-485-A
- Bus-Pin Short-Circuit Protection From -7 V to 12 V
- Low-Current Standby Mode: 1 µA, Typical
- Open-Circuit, Idle-Bus, and Shorted-Bus Failsafe Receiver
- Thermal Shutdown Protection
- Glitch-Free Power-Up and Power-Down Protection for Hot-Plugging Applications
- SN75176 Footprint

Applications

- Digital Motor Control
- **Utility Meters**
- Chassis-to-Chassis Interconnects
- **Electronic Security Stations**
- Industrial Process Control
- **Building Automation**
- Point-of-Sale (POS) Terminals and Networks
- The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

3 Description

SN65HVD10, The SN75HVD10, SN65HVD11. SN75HVD11, SN65HVD12, and SN75HVD12 bus transceivers combine a 3-state differential line driver and differential input line receiver that operate with a single 3.3-V power supply. They are designed for balanced transmission lines and meet or exceed ANSI standard TIA/EIA-485-A and ISO 8482:1993. These differential bus transceivers are monolithic integrated circuits designed for bidirectional data communication on multipoint bus-transmission lines. The drivers and receivers have active-high and active-low enables, respectively, that can be externally connected together to function as direction control. Very low device standby supply current can be achieved by disabling the driver and the receiver.


The driver differential outputs and receiver differential inputs connect internally to form a differential input/ output (I/O) bus port that is designed to offer minimum loading to the bus whenever the driver is disabled or $V_{CC} = 0$. These parts feature wide positive and negative common-mode voltage ranges making them suitable for party-line applications.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN65HVD10		
SN65HVD11	SOIC (8)	4.90 mm × 3.91 mm
SN65HVD12		
SN75HVD10		
SN75HVD11	PDIP (8)	9.81 mm × 6.35 mm
SN75HVD12		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Diagram



Copyright © 2016, Texas Instruments Incorporated



Table of Contents

1	Features	1		9.2 Functional Block Diagram	17
2	Applications	1		9.3 Feature Description	17
3	Description	1		9.4 Device Functional Modes	
4	Revision History		10	Application and Implementation	19
5	Device Comparison Table			10.1 Application Information	19
6	Pin Configuration and Functions			10.2 Typical Application	20
7	Specifications		11	Power Supply Recommendations	23
•	7.1 Absolute Maximum Ratings		12	Layout	23
	7.1 Absolute Maximum Ratings			12.1 Layout Guidelines	23
	7.3 Recommended Operating Conditions			12.2 Layout Example	24
	7.4 Thermal Information			12.3 Thermal Considerations	24
	7.5 Driver Electrical Characteristics		13	Device and Documentation Support	26
	7.6 Receiver Electrical Characteristics			13.1 Device Support	
	7.7 Power Dissipation Characteristics			13.2 Related Links	
				13.3 Receiving Notification of Documentation Upd	
	7.8 Driver Switching Characteristics			13.4 Community Resources	
	7.9 Receiver Switching Characteristics			13.5 Trademarks	
	7.10 Dissipation Ratings			13.6 Electrostatic Discharge Caution	
_	7.11 Typical Characteristics			13.7 Glossary	
8	Parameter Measurement Information		14	Mechanical, Packaging, and Orderable	20
9	Detailed Description			Information	27
	9.1 Overview	17			
Chai	nges from Revision N (July 2015) to Revision	1 O			Page
• A	added MIN value of –55°C to the Storage temper	erature in Ab	osolute N	laximum Ratings	4
Chai	nges from Revision M (July 2013) to Revision	n N			Page
٨	Added Pin Configuration and Functions section, Modes, Application and Implementation section, and Documentation Support section, and Mecha	Power Sup	ply Reco	mmendations section, Layout section, Device	1
Chai	nges from Revision L (July 2013) to Revision	n M			Page
• (Changed the V _{IT+} TYP value From: –0.65 V To:	–0.065 V			6
Chai	nges from Revision K (September 2011) to R	evision L			Page
• /	Added TYP = -0.65 V to V_{IT+}				6
• A	Added TYP = $-0.1 \text{ V to V}_{\text{IT}}$				6
Chai	nges from Revision J (February 2009) to Rev	rision K			Page




5 Device Comparison Table

PART N	IUMBER	SIGNALING DATE	LINIT LOADS	_	SOIC MARKING
SOIC ⁽¹⁾	PDIP	SIGNALING RATE	UNIT LOADS	T _A	SOIC WARKING
SN65HVD10D	SN65HVD10P	32 Mbps	1/2		VP10
SN65HVD11D	SN65HVD11P	10 Mbps	1/8	-40°C to 85°C	VP11
SN65HVD12D	SN65HVD12P	1 Mbps	1/8		VP12
SN75HVD10D	SN75HVD10P	32 Mbps	1/2		VN10
SN75HVD11D	SN75HVD11P	10 Mbps	1/8	−0°C to 70°C	VN11
SN75HVD12D	SN75HVD12P	1 Mbps	1/8		VN12
SN65HVD10QD	SN65HVD10QP	32 Mbps	1/2	-40°C to 125°C	VP10Q
SN65HVD11QD	SN65HVD11QP	10 Mbps	1/8	-40°C (0°125°C	VP11Q

⁽¹⁾ The D package is available as a tape and reel. Add an R suffix to the part number (that is, SN75HVD11DR) for this option.

6 Pin Configuration and Functions



Pin Functions

Р	IN	TVDE	DECODINE
NAME	NO.	TYPE	DESCRIPTION
Α	6	Bus input/output	Driver output or receiver input (complementary to B)
В	7	Bus input/output	Driver output or receiver input (complementary to A)
D	4	Digital input	Driver data input
DE	3	Digital input	Active-high driver enable
GND	5	Reference potential	Local device ground
R	1	Digital output	Receive data output
RE	2	Digital input	Active-low receiver enable
V _{CC}	8	Supply	3-V to 3.6-V supply



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range unless otherwise noted (1) (2)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	-0.3	6	V
	Voltage at A or B	-9	14	V
	Input voltage at D, DE, R, or RE	-0.5	V _{CC} + 0.5	V
	Voltage input, transient pulse, A and B, through 100 Ω , see Figure 22	-50	50	V
Io	Receiver output current	-11	11	mA
	Continuous total power dissipation	See Dissi	pation Ratings	
T _J	Junction temperature		170	°C
T _{stg}	Storage temperature	-55	145	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	Pins 5, 6, and 7	±16000	
		numan body model (new), per ANSI/ESDA/JEDEC 35-001	All pins	±4000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 (2)	All pins	±1000	V
		Electrical fast transient/burst ⁽³⁾	Pins 5, 6, and 7	±4000	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range unless otherwise noted

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		3		3.6	
V _I or V _{IC}	Voltage at any bus terminal (separa	ately or common mode)	-7 ⁽¹⁾		12	
V _{IH}	High-level input voltage	D, DE, RE	2		V _{CC}	V
V _{IL}	Low-level input voltage	D, DE, RE	0		0.8	
V_{ID}	Differential input voltage	See Figure 18	-12		12	
	High lavel autout aumout	Driver	-60			A
I _{OH}	High-level output current	Receiver	-8			mA
	Landard comment	Driver			60	4
l _{OL}	Low-level output current	Receiver			8	mA
R_L	Differential load resistance	<u> </u>	54	60		Ω
C _L	Differential load capacitance			50		pF
		HVD10			32	
	Signaling rate	HVD11			10	Mbps
		HVD12			1	
T _J ⁽²⁾	Junction temperature	1			145	°C

⁽¹⁾ The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

⁽²⁾ All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽³⁾ Tested in accordance with IEC 61000-4-4.

⁽²⁾ See thermal characteristics table for information regarding this specification.



7.4 Thermal Information

			SNx5H	VD1xx	
	THERMA	L METRIC	D (SOIC)	P (PDIP)	UNIT
			8 Pins	8 Pins	
D	lunation to ambient the annual majetanes (1)	High-K board (2), No airflow	121		0C/M/
$R_{\theta JA}$	Junction-to-ambient thermal resistance ⁽¹⁾	No airflow ⁽³⁾		93	°C/W
-	lunction to be and the moral marietanes	High-K board	67		0C/M/
$R_{\theta JB}$	Junction-to-board thermal resistance	See ⁽³⁾		57	°C/W
$R_{\theta JC}$	Junction-to-case thermal resistance		41	55	°C/W

⁽¹⁾ The intent of R_{BJA} specification is solely for a thermal performance comparison of one package to another in a standardized environment. This methodology is not meant to and will not predict the performance of a package in an application-specific environment.

7.5 Driver Electrical Characteristics

over recommended operating conditions unless otherwise noted

	PARAMETER		TEST C	CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IK}	Input clamp voltage		I _I = -18 mA		-1.5			V
			I _O = 0		2		V_{CC}	
$ V_{OD} $	Differential output voltage (2)		$R_L = 54 \Omega$, See Figu	ire 11	1.5			V
			$V_{\text{test}} = -7 \text{ V to } 12 \text{ V},$	See Figure 12	1.5			
Δ V _{OD}	Change in magnitude of different voltage	tial output	See Figure 11 and F	Figure 12	-0.2		0.2	٧
V _{OC(PP)}	Peak-to-peak common-mode ou	Peak-to-peak common-mode output voltage				400		mV
V _{OC(SS)}	Steady-state common-mode out	put voltage	See Figure 13		1.4		2.5	V
$\Delta V_{OC(SS)}$	Change in steady-state commor output voltage	n-mode	Occ riguic 15		-0.05		0.05	٧
l _{OZ}	High-impedance output current		See receiver input currents					
	lanut ourrant	D			-100		0	^
II	Input current	DE			0		100	μΑ
Ios	Short-circuit output current		$-7 \text{ V} \leq \text{V}_{\text{O}} \leq 12 \text{ V}$		-250		250	mA
C _(OD)	Differential output capacitance		$V_{OD} = 0.4 \sin(4E6\pi t)$) + 0.5 V, DE at 0 V		16		рF
			RE at V _{CC} , D and DE at V _{CC} , No load	Receiver disabled and driver enabled		9	15.5	mA
I _{CC}	Supply current		RE at V _{CC} , D at V _{CC} , DE at 0 V, No load	Receiver disabled and driver disabled (standby)		1	5	μА
			RE at 0 V, D and DE at V _{CC} , No load	Receiver enabled and driver enabled		9	15.5	mA

⁽¹⁾ All typical values are at 25°C and with a 3.3-V supply. (2) For $T_A > 85$ °C, V_{CC} is ±5%.

JSD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages.

JESD51-10, Test Boards for Through-Hole Perimeter Leaded Package Thermal Measurements.



7.6 Receiver Electrical Characteristics

over recommended operating conditions unless otherwise noted

	PARAMETER	TES	ST CONDIT	TONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V_{IT+}	Positive-going input threshold voltage	$I_O = -8 \text{ mA}$				-0.065	-0.01	
V _{IT}	Negative-going input threshold voltage	I _O = 8 mA	$I_O = 8 \text{ mA}$		-0.2	-0.1		V
V _{hys}	Hysteresis voltage (V _{IT+} – V _{IT-})					35		mV
V_{IK}	Enable-input clamp voltage	$I_{I} = -18 \text{ mA}$			-1.5			V
V_{OH}	High-level output voltage	V_{ID} = 200 mV, I_{OH}	= -8 mA, s	ee Figure 18	2.4			V
V_{OL}	Low-level output voltage	$V_{ID} = -200 \text{ mV}, I_{OL}$	= 8 mA, se	ee Figure 18			0.4	V
I_{OZ}	High-impedance-state output current	$V_O = 0$ or V_{CC} , \overline{RE}	at V _{CC}		-1		1	μΑ
		V_A or $V_B = 12 V$				0.05	0.11	
		V_A or $V_B = 12 V$, V_A	_{CC} = 0 V	HVD11, HVD12,		0.06	0.13	mA
		V_A or $V_B = -7 V$			-0.1	-0.05		MA
	Due input current	V_A or $V_B = -7$ V, $V_{CC} = 0$ V			-0.05	-0.04		
I _I	Bus input current	V_A or $V_B = 12 V$				0.2	0.5	
		V_A or $V_B = 12 V$, V_A	_{CC} = 0 V	HVD10,		0.25	0.5	m A
		V_A or $V_B = -7 \text{ V}$		Other inputs at 0 V	-0.4	-0.2		mA
		V_A or $V_B = -7 \text{ V}, \text{ V}$	_{CC} = 0 V		-0.4	-0.15		
I _{IH}	High-level input current, RE	V _{IH} = 2 V			-30		0	μА
I _{IL}	Low-level input current, RE	$V_{IL} = 0.8 \ V$			-30		0	μА
C_{ID}	Differential input capacitance	$V_{ID} = 0.4 \sin(4E6\pi t)$) + 0.5 V, D	E at 0 V		15		pF
		RE at 0 V D and DE at 0 V No load	Receiver disabled	enabled and driver		4	8	mA
I _{CC}	Supply current	RE at V _{CC} D at V _{CC} DE at 0 V No load Receiver disabled and driver disabled (standby)			1	5	μА	
		RE at 0 V D and DE at V _{CC} No load	Receiver enabled	enabled and driver		9	15.5	mA

⁽¹⁾ All typical values are at 25°C and with a 3.3-V supply.

7.7 Power Dissipation Characteristics

	i owei bissipation on	aracteristics					
	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
P _D Device power dissipation	$R_L = 60 \Omega$, $C_L = 50 pF$,	HVD10 (32Mbps)		198	250		
	DE at V _{CC} , RE at 0 V, Input to D is a 50% duty-cycle square wave at indicated signaling	HVD11 (10Mbps)		141	176	mW	
		rate	HVD12 (500 kbps)		133	161	
_	A	High-K board, no airflow	D pkg	-40		116	°C
T _A	Ambient air temperature ⁽¹⁾	No airflow ⁽²⁾	P pkg	-40		123	
T_{JSD}	Thermal shutdown junction tem	Thermal shutdown junction temperature ⁽¹⁾					°C

⁽¹⁾ See Thermal Characteristics of IC Packages section for an explanation of these parameters.

⁽²⁾ JESD51-10, Test Boards for Through-Hole Perimeter Leaded Package Thermal Measurements.



7.8 Driver Switching Characteristics

over recommended operating conditions unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
		HVD10		5	8.5	16	
t _{PLH}	Propagation delay time, low-to-high-level output	HVD11		18	25	40	ns
	1011 to high-level output	HVD12		135	200	300	
		HVD10		5	8.5	16	
t _{PHL}	Propagation delay time, high-to-low-level output	HVD11		18	25	40	ns
	riigir to low level output	HVD12		135	200	300	
		HVD10		3	4.5	10	
t _r	Differential output signal rise time	HVD11	$R_L = 54 \Omega$, $C_L = 50 pF$ See Figure 14	10	20	30	ns
	noc uno	HVD12	Occ riguic 14	100	170	300	
		HVD10		3	4.5	10	
t _f	Differential output signal fall time	HVD11		10	20	30	ns
	iaii tiirie	HVD12		100	170	300	
		HVD10				1.5	
t _{sk(p)}	Pulse skew (t _{PHL} - t _{PLH})	HVD11				2.5	ns
		HVD12				7	
		HVD10				6	
t _{sk(pp)} (2)	Part-to-part skew	HVD11				11	ns
		HVD12				100	
	Propagation delay time,	HVD10				31	
t _{PZH}	high-impedance-to-high-	HVD11				55	ns
	level output	HVD12	$R_1 = 110 \Omega$, \overline{RE} at 0 V			300	
	Propagation delay time,	HVD10	See Figure 15			25	
t _{PHZ}	high-level-to-high-	HVD11				55	ns
	impedance output	HVD12				300	
	Propagation delay time,	HVD10				26	
t _{PZL}	high-impedance-to-low-	HVD11				55	ns
	level output	HVD12	$R_L = 110 \Omega$, \overline{RE} at 0 V			300	
	Propagation delay time,	HVD10	See Figure 16			26	
t _{PLZ}	low-level-to-high-	HVD11				75	ns
	impedance output	HVD12				400	
t _{PZH}	Propagation delay time, stalevel output	andby-to-high-	$R_L = 110 \Omega$, \overline{RE} at 3 V See Figure 15			6	μS
t _{PZL}	Propagation delay time, stalevel output	andby-to-low-	R _L = 110 Ω, RE at 3 V See Figure 16			6	μS

⁽¹⁾ All typical values are at 25°C and with a 3.3-V supply.

⁽²⁾ t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



7.9 Receiver Switching Characteristics

over recommended operating conditions unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT		
t _{PLH}	Propagation delay time, low-to-high-level output	HVD10		12.5	20	25	20		
t _{PHL}	Propagation delay time, high-to-low-level output	HVD10		12.5	20	25	ns		
t _{PLH}	Propagation delay time, low-to-high-level output	HVD11 HVD12	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V}$ $C_1 = 15 \text{ pF}$	30	55	70	ns		
t _{PHL}	Propagation delay time, high-to-low-level output	HVD11 HVD12	See Figure 19	30	55	70	ns		
		HVD10				1.5			
t _{sk(p)}	Pulse skew (t _{PHL} - t _{PLH})	HVD11				4	ns		
		HVD12				4			
		HVD10				8			
t _{sk(pp)} (2)	Part-to-part skew	HVD11				15	ns		
		HVD12				15			
t _r	Output signal rise time		C ₁ = 15 pF	1	2	5			
t _f	Output signal fall time		See Figure 19	1	2	5	ns		
t _{PZH} ⁽¹⁾	Output enable time to high	level				15			
t _{PZL} ⁽¹⁾	Output enable time to low I	evel	C _L = 15 pF, DE at 3 V			15			
t _{PHZ}	Output disable time from hi	Output disable time from high level				20	ns		
t_{PLZ}	Output disable time from lo	w level				15			
t _{PZH} (2)	Propagation delay time, stalevel output	andby-to-high-	C _L = 15 pF, DE at 0			6	0		
t _{PZL} ⁽²⁾	Propagation delay time, sta	andby-to-low-	See Figure 21			6	μS		

⁽¹⁾ All typical values are at 25°C and with a 3.3-V supply

7.10 Dissipation Ratings

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ⁽¹⁾ ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D ⁽²⁾	597 mW	4.97 mW/°C	373 mW	298 mW	100 mW
D ⁽³⁾	990 mW	8.26 mW/°C	620 mW	496 mW	165 mW
Р	1290 mW	10.75 mW/°C	806 mW	645 mW	215 mW

⁽¹⁾ This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.


⁽²⁾ t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

⁽²⁾ Tested in accordance with the Low-K thermal metric definitions of EIA/JESD51-3.

⁽³⁾ Tested in accordance with the High-K thermal metric definitions of EIA/JESD51-7.



7.11 Typical Characteristics





Typical Characteristics (continued)




Figure 7. Low-Level Output Current vs Driver Low-Level Output Voltage




Figure 8. Driver Differential Output vs Free-Air Temperature




Figure 9. Driver Output Current vs Supply Voltage





Figure 10. Enable Time vs Common-Mode Voltage



8 Parameter Measurement Information



Copyright © 2017, Texas Instruments Incorporated

Figure 11. Driver V_{OD} Test Circuit and Voltage and Current Definitions





Figure 12. Driver V_{OD} With Common-Mode Loading Test Circuit




Copyright © 2017, Texas Instruments Incorporated

Input: PRR = 500 kHz, 50% Duty Cycle, $t_{\rm f}$ < 60 ns, $t_{\rm f}$ < 6 ns $Z_{\rm O}$ = 50 Ω

Figure 13. Test Circuit and Definitions for the Driver Common-Mode Output Voltage






Copyright © 2017, Texas Instruments Incorporated

Generator: PRR = 500 kHz, 50% Duty Cycle, t_{r} < 60 ns, t_{f} < 6 ns Z_{O} = 50 Ω


Figure 14. Driver Switching Test Circuit and Voltage Waveforms



Copyright © 2017, Texas Instruments Incorporated

Generator: PRR = 500 kHz, 50% Duty Cycle, t_r < 60 ns, t_f < 6 ns Z_O = 50 Ω

Figure 15. Driver High-Level Enable and Disable Time Test Circuit and Voltage Waveforms




Copyright © 2017, Texas Instruments Incorporated

Generator: PRR = 500 kHz, 50% Duty Cycle, $t_{\rm r}$ < 60 ns, $t_{\rm f}$ < 6 ns $Z_{\rm O}$ = 50 Ω


Figure 16. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms





The time $t_{PZL(x)}$ is the measure from DE to $V_{OD}(x)$. V_{OD} is valid when it is greater than 1.5 V.


Figure 17. Driver Enable Time from DE to VoD




Copyright © 2017, Texas Instruments Incorporated

Figure 18. Receiver Voltage and Current Definitions






Generator: PRR = 500 kHz, 50% Duty Cycle, t_r <6 ns, t_f <6 ns, Z_o = 50 Ω



Copyright © 2017, Texas Instruments Incorporated

Figure 19. Receiver Switching Test Circuit and Voltage Waveforms



Generator: PRR = 500 kHz, 50% Duty Cycle, t_r <6 ns, t_f <6 ns, Z_o = 50 Ω





Figure 20. Receiver Enable and Disable Time Test Circuit and Voltage Waveforms With Drivers Enabled





Generator: PRR = 100 kHz, 50% Duty Cycle, t_r <6 ns, t_f <6 ns, Z_o = 50 Ω





Figure 21. Receiver Enable Time From Standby (Driver Disabled)




Copyright © 2017, Texas Instruments Incorporated

NOTE: This test is conducted to test survivability only. Data stability at the R output is not specified.

Figure 22. Test Circuit, Transient Over Voltage Test





	R1/R2	R3
SN65HVD10	9 kW	45 kW
SN65HVD11	36 kW	180 kW
SN65HVD12	36 kW	180 kW

Copyright © 2017, Texas Instruments Incorporated

Figure 23. Equivalent Input and Output Schematic Diagrams




9 Detailed Description

9.1 Overview

The SN65HVD10, SN65HVD11, and SN65HVD12 are 3.3 V, half-duplex, RS-485 transceivers available in 3 speed grades suitable for data transmission up to 32 Mbps, 10 Mbps, and 1 Mbps, respectively.

These devices have active-high driver enables and active-low receiver enables. A standby current of less than 5 µA can be achieved by disabling both driver and receiver.

9.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

9.3 Feature Description

Internal ESD protection circuits protect the transceiver bus terminals against ±16-kV Human Body Model (HBM) electrostatic discharges and ±4-kV electrical fast transients (EFT) according to IEC61000-4-4.

The SN65HVD1x half-duplex family provides internal biasing of the receiver input thresholds for open-circuit, bus-idle, or short-circuit failsafe conditions, and a typical receiver hysteresis of 35 mV.

9.4 Device Functional Modes

When the driver enable pin, DE, is logic high, the differential outputs A and B follow the logic states at data input D. A logic high at D causes A to turn high and B to turn low. In this case the differential output voltage defined as $V_{OD} = V_A - V_B$ is positive. When D is low, the output states reverse, B turns high, A becomes low, and V_{OD} is negative.

When DE is low, both outputs turn high-impedance. In this condition the logic state at D is irrelevant. The DE pin has an internal pulldown resistor to ground; thus, when left open, the driver is disabled (high-impedance) by default. The D pin has an internal pullup resistor to V_{CC} ; thus, when left open while the driver is enabled, output A turns high and B turns low.

INPUT **ENABLE OUTPUTS FUNCTION** D DE В Α Н Н Н L Actively drive bus High L Н 1 Н Actively drive bus Low L Z Z Driver disabled Χ Χ **OPEN** Z Ζ Driver disabled by default **OPEN** Н Н Actively drive bus High by default

Table 1. Driver Functions (1)

(1) H = high level; L = low level; Z = high impedance; X = irrelevant; ? = indeterminate



When the receiver enable pin, \overline{RE} , is logic low, the receiver is enabled. When the differential input voltage defined as $V_{ID} = V_A - V_B$ is positive and higher than the positive input threshold, V_{IT+} , the receiver output, R, turns high. When V_{ID} is negative and lower than the negative input threshold, V_{IT-} , the receiver output, R, turns low. If V_{ID} is between V_{IT+} and V_{IT-} , the output is indeterminate.

When \overline{RE} is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of V_{ID} are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or the bus is not actively driven (idle bus).

Table 2. Receiver Functions⁽¹⁾

DIFFERENTIAL INPUT V _{ID} = V _A - V _B	ENABLE RE	OUTPUT R	FUNCTION
$V_{ID} > V_{IT+}$	L	Н	Receive valid bus High
$V_{IT-} < V_{ID} < V_{IT+}$	L	?	Indeterminate bus state
$V_{ID} < V_{IT-}$	L	L	Receive valid bus Low
X	Н	Z	Receiver disabled
X	OPEN	Z	Receiver disabled by default
Open-circuit bus	L	Н	Fail-safe high output
Short-circuit bus	L	Н	Fail-safe high output

⁽¹⁾ H = high level; L = low level; Z = high impedance; X = irrelevant; ? = indeterminate

9.4.1 Low-Power Standby Mode

When both the driver and receiver are disabled (DE low and \overline{RE} high) the device is in standby mode. If the enable inputs are in this state for less than 60 ns, the device does not enter standby mode. This guards against inadvertently entering standby mode during driver or receiver enabling. Only when the enable inputs are held in this state for 300 ns or more, the device is assured to be in standby mode. In this low-power standby mode, most internal circuitry is powered down, and the supply current is typically less than 1 μ A. When either the driver or the receiver is re-enabled, the internal circuitry becomes active.




10 Application and Implementation


NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The SN65HVD10, 'HVD11, and 'HVD12 are half-duplex RS-485 transceivers commonly used for asynchronous data transmissions. The driver and receiver enable pins allow for the configuration of different operating modes.







- a) Independent driver and receiver enable signals
- b) Combined enable signals for use as directional control pin
- c) Receiver always on

Copyright © 2016, Texas Instruments Incorporated


Figure 24. Half-Duplex Transceiver Configurations

- a. Using independent enable lines provides the most flexible control as it allows for the driver and the receiver to be turned on and off individually. While this configuration requires two control lines, it allows for selective listening into the bus traffic, whether the driver is transmitting data or not.
- b. Combining the enable signals simplifies the interface to the controller by forming a single direction-control signal. In this configuration, the transceiver operates as a driver when the direction-control line is high, and as a receiver when the direction-control line is low.
- c. Only one line is required when connecting the receiver-enable input to ground and controlling only the driverenable input. In this configuration, a node not only receives the data from the bus, but also the data it sends and can verify that the correct data have been transmitted.



10.2 Typical Application

An RS-485 bus consists of multiple transceivers connected in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor, R_T , whose value matches the characteristic impedance, Z_0 , of the cable. This method, known as parallel termination, allows for higher data rates over a longer cable length.



Copyright © 2016, Texas Instruments Incorporated

Figure 25. Typical RS-485 Network With Half-Duplex Transceivers

10.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

10.2.1.1 Data Rate and Bus Length

There is an inverse relationship between data rate and bus length, meaning the higher the data rate, the shorter the cable length; and conversely, the lower the data rate, the longer the cable may be without introducing data errors. While most RS-485 systems use data rates between 10 kbps and 100 kbps, some applications require data rates up to 250 kbps at distances of 4000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or 10%.




Figure 26. Cable Length vs Data Rate Characteristic



Typical Application (continued)

10.2.1.2 Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, should be as short as possible. Stubs present a nonterminated piece of bus line which can introduce reflections as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub should be less than one-tenth of the rise time of the driver, thus giving a maximum physical stub length as shown in Equation 1.

 $L_{(STUB)} \le 0.1 \times t_r \times v \times c$

where

- t_r is the 10/90 rise time of the driver
- *v* is the signal velocity of the cable or trace as a factor of *c*
- c is the speed of light $(3 \times 10^8 \text{ m/s})$

(1)

Per Equation 1, Table 3 lists the maximum cable-stub lengths for the minimum-driver output rise-times of the SN65HVD1x full-duplex family of transceivers for a signal velocity of 78%.

MAXIMUM STUB LENGTH MINIMUM DRIVER OUTPUT **DEVICE** RISE TIME (ns) (m) (ft) 3 SN65HVD10 0.07 0.23 SN65HVD11 10 0.23 0.75 100 SN65HVD12 2.34 7.67

Table 3. Maximum Stub Length

10.2.1.3 Bus Loading

The RS-485 standard specifies that a compliant driver must be able to driver 32 unit loads (UL), where 1 unit load represents a load impedance of approximately 12 k Ω . Because the SN65HVD11 and HVD12 are each 1/8 UL transceivers, it is possible to connect up to 256 receivers to the bus. The SN65HVD10 is a 1/4 UL transceiver, and up to 64 receivers may be connected to the bus.

10.2.1.4 Receiver Failsafe

The differential receivers of the SN65HVD1x family are failsafe to invalid bus states caused by:

- · Open bus conditions, such as a disconnected connector
- Shorted bus conditions, such as cable damage shorting the twisted-pair together
- Idle bus conditions that occur when no driver on the bus is actively driving.

In any of these cases, the differential receiver will output a failsafe logic High state so that the output of the receiver is not indeterminate.


Receiver failsafe is accomplished by offsetting the receiver thresholds such that the input indeterminate range does not include zero volts differential. To comply with the RS-422 and RS-485 standards, the receiver output must output a High when the differential input V_{ID} is more positive than +200 mV, and must output a Low when V_{ID} is more negative than -200 mV. The receiver parameters which determine the failsafe performance are $V_{IT(+)}$ and $V_{IT(-)}$. As shown in *Receiver Electrical Characteristics*, differential signals more negative than -200 mV will always cause a Low receiver output, and differential signals more positive than +200 mV will always cause a High receiver output.

When the differential input signal is close to zero, it is still above the maximum $V_{IT(+)}$ threshold of -10 mV, and the receiver output will be High.



10.2.2 Detailed Design Procedure

To protect bus nodes against high-energy transients, the implementation of external transient protection devices is therefore necessary. Figure 27 shows a protection circuit against 10-kV ESD (IEC 61000-4-2), 4-kV EFT (IEC 61000-4-4), and 1-kV surge (IEC 61000-4-5) transients.



Copyright © 2017, Texas Instruments Incorporated

Figure 27. Transient Protection Against ESD, EFT, and Surge Transients

 DEVICE
 FUNCTION
 ORDER NUMBER
 MANUFACTURER

 XCVR
 3.3-V, full-duplex RS-485 transceiver
 SN65HVD1xD
 TI

 R1, R2
 10-Ω, pulse-proof, thick-film resistor
 CRCW0603010RJNEAHP
 Vishay

CDSOT23-SM712

Table 4. Bill of Materials

10.2.3 Application Curve

TVS

Figure 28 demonstrates operation of the SN65HVD12 at a signaling rate of 250 kbps. Two SN65HVD12 transceivers are used to transmit data through a 2,000 foot (600 m) segment of Commscope 5524 category 5e+ twisted pair cable. The bus is terminated at each end by a $100-\Omega$ resistor, matching the cable characteristic impedance.

Bidirectional 400-W

transient suppressor




Figure 28. SN65HVD12 Input and Output Through 2000 Feet of Cable

Bourns



11 Power Supply Recommendations

To assure reliable operation at all data rates and supply voltages, each supply must be buffered with a 100-nF ceramic capacitor located as close to the supply pins as possible. The TPS76333 linear voltage regulator is suitable for the 3.3-V supply.

12 Layout

12.1 Layout Guidelines

On-chip IEC-ESD protection is sufficient for laboratory and portable equipment but never sufficient for EFT and surge transients occurring in industrial environments. Therefore, robust and reliable bus node design requires the use of external transient protection devices.

Because ESD and EFT transients have a wide frequency bandwidth from approximately 3 MHz to 3 GHz, high-frequency layout techniques must be applied during PCB design.

- 1. Place the protection circuitry close to the bus connector to prevent noise transients from entering the board.
- 2. Use V_{CC} and ground planes to provide low-inductance. Note that high-frequency currents follow the path of least inductance and not the path of least impedance.
- 3. Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
- 4. Apply 100-nF to 220-nF bypass capacitors as close as possible to the V_{CC} pins of transceiver, UART, and controller ICs on the board.
- 5. Use at least two vias for V_{CC} and ground connections of bypass capacitors and protection devices to minimize effective via-inductance.
- 6. Use $1-k\Omega$ to $10-k\Omega$ pull-up or pull-down resistors for enable lines to limit noise currents in these lines during transient events.
- 7. Insert pulse-proof series resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus terminals. These resistors limit the residual clamping current into the transceiver and prevent it from latching up.
- 8. While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metal-oxide varistors (MOVs) which reduce the transients to a few hundred volts of clamping voltage, and transient blocking units (TBUs) that limit transient current to less than 1 mA.



12.2 Layout Example




Figure 29. SN65HVD1x Layout Example

12.3 Thermal Considerations

12.3.1 Thermal Characteristics of IC Packages

 $R_{\theta JA}$ (Junction-to-Ambient Thermal Resistance) is defined as the difference in junction temperature to ambient temperature divided by the operating power.

R_{BJA} is not a constant and is a strong function of:

- the PCB design (50% variation)
- altitude (20% variation)
- device power (5% variation)

 $R_{\theta JA}$ can be used to compare the thermal performance of packages if the specific test conditions are defined and used. Standardized testing includes specification of PCB construction, test chamber volume, sensor locations, and the thermal characteristics of holding fixtures. $R_{\theta JA}$ is often misused when it is used to calculate junction temperatures for other installations.

TI uses two test PCBs as defined by JEDEC specifications. The low-k board gives average in-use condition thermal performance, and it consists of a single copper trace layer 25 mm long and 2-oz thick. The high-k board gives best case in-use condition, and it consists of two 1-oz buried power planes with a single copper trace layer 25 mm long and 2-oz thick. A 4% to 50% difference in $R_{0,IA}$ can be measured between these two test cards.

 $R_{\theta JC}$ (Junction-to-Case Thermal Resistance) is defined as difference in junction temperature to case divided by the operating power. It is measured by putting the mounted package up against a copper block cold plate to force heat to flow from die, through the mold compound into the copper block.

 $R_{\theta JC}$ is a useful thermal characteristic when a heatsink is applied to package. It is not a useful characteristic to predict junction temperature because it provides pessimistic numbers if the case temperature is measured in a nonstandard system and junction temperatures are backed out. It can be used with $R_{\theta JB}$ in 1-dimensional thermal simulation of a package system.

 $R_{\theta JB}$ (Junction-to-Board Thermal Resistance) is defined as the difference in the junction temperature and the PCB temperature at the center of the package (closest to the die) when the PCB is clamped in a cold-plate structure. $R_{\theta JB}$ is only defined for the high-k test card.

 $R_{\theta JB}$ provides an overall thermal resistance between the die and the PCB. It includes a bit of the PCB thermal resistance (especially for BGAs with thermal balls) and can be used for simple 1-dimensional network analysis of package system, see Figure 30.



Thermal Considerations (continued)




Figure 30. PCB Thermal Resistances



13 Device and Documentation Support

13.1 Device Support

13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

TECHNICAL SUPPORT & TOOLS & PARTS PRODUCT FOLDER **ORDER NOW DOCUMENTS SOFTWARE** COMMUNITY SN65HVD10 Click here Click here Click here Click here Click here SN65HVD11 Click here Click here Click here Click here Click here SN65HVD12 Click here Click here Click here Click here Click here SN75HVD10 Click here Click here Click here Click here Click here SN75HVD11 Click here Click here Click here Click here Click here SN75HVD12 Click here Click here Click here Click here Click here

Table 5. Related Links

13.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65HVD10D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP10	Samples
SN65HVD10DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP10	Samples
SN65HVD10DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP10	Samples
SN65HVD10DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP10	Samples
SN65HVD10P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 85	65HVD10	Samples
SN65HVD10QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP10Q	Samples
SN65HVD10QDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP10Q	Samples
SN65HVD10QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP10Q	Samples
SN65HVD11D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP11	Samples
SN65HVD11DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP11	Samples
SN65HVD11DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP11	Samples
SN65HVD11DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP11	Samples
SN65HVD11P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 85	65HVD11	Samples
SN65HVD11QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP11Q	Samples
SN65HVD11QDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP11Q	Samples
SN65HVD11QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP11Q	Samples
SN65HVD12D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP12	Samples





www.ti.com

6-Feb-2020

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
SN65HVD12DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP12	Sample
SN65HVD12DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP12	Sample
SN65HVD12DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP12	Sampl
SN65HVD12P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 85	65HVD12	Sampl
SN75HVD10D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	VN10	Sampl
SN75HVD10DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	VN10	Samp
SN75HVD10DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	VN10	Samp
SN75HVD10P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	75HVD10	Samp
SN75HVD11D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	VN11	Samp
SN75HVD11DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	VN11	Samp
SN75HVD11DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	VN11	Samp
SN75HVD11DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	VN11	Samp
SN75HVD12D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	VN12	Samp
SN75HVD12DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	VN12	Samp
SN75HVD12P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	75HVD12	Samp
SN75HVD12PE4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	75HVD12	Samp

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.



PACKAGE OPTION ADDENDUM

6-Feb-2020

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN65HVD10. SN65HVD11. SN65HVD12:

Enhanced Product: SN65HVD10-EP, SN65HVD12-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jan-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD10DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD10QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD11DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD11QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD12DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75HVD10DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75HVD11DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75HVD12DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 18-Jan-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD10DR	SOIC	D	8	2500	340.5	338.1	20.6
SN65HVD10QDR	SOIC	D	8	2500	340.5	338.1	20.6
SN65HVD11DR	SOIC	D	8	2500	340.5	338.1	20.6
SN65HVD11QDR	SOIC	D	8	2500	340.5	338.1	20.6
SN65HVD12DR	SOIC	D	8	2500	340.5	338.1	20.6
SN75HVD10DR	SOIC	D	8	2500	340.5	338.1	20.6
SN75HVD11DR	SOIC	D	8	2500	340.5	338.1	20.6
SN75HVD12DR	SOIC	D	8	2500	340.5	338.1	20.6



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated