











CSD13381F4

SLPS448D-JULY 2013-REVISED MAY 2015

# CSD13381F4 12 V N-Channel FemtoFET™ MOSFET

### **Features**

- Low On-Resistance
- Low Q<sub>q</sub> and Q<sub>qd</sub>
- Low Threshold Voltage
- Ultra-Small Footprint (0402 Case Size)
  - 1.0 mm × 0.6 mm
- Ultra-Low Profile
  - 0.35 mm Height
- Integrated ESD Protection Diode
  - Rated >4 kV HBM
  - Rated >2 kV CDM
- Lead and Halogen Free
- **RoHS Compliant**


## 2 Applications

- Optimized for Load Switch Applications
- Optimized for General Purpose Switching **Applications**
- Single-Cell Battery Applications
- Handheld and Mobile Applications

## 3 Description

This 140 mΩ, 12 V N-channel FemtoFET™ MOSFET technology is designed and optimized to minimize the footprint in many handheld and mobile applications. This technology is capable of replacing standard small signal MOSFETs while providing at least a 60% reduction in footprint size.





#### **Product Summary**

$T_A = 25^{\circ}$	°C	TYPICAL VA	UNIT				
$V_{DS}$	Drain-to-Source Voltage 12						
$Q_g$	Gate Charge Total (4.5 V)	1060	рС				
$Q_{gd}$	Gate Charge Gate-to-Drain	140	рС				
		V <sub>GS</sub> = 1.8 V 310		mΩ			
R <sub>DS(on)</sub>	Drain-to-Source On-Resistance	$V_{GS} = 2.5 \text{ V}$	170	mΩ			
		V <sub>GS</sub> = 4.5 V 140		mΩ			
V <sub>GS(th)</sub>	Threshold Voltage	0.85	V				

## Ordering Information<sup>(1)</sup>

Device	Qty	Media	Package	Ship		
CSD13381F4	3000	7-Inch	Femto (0402) 1.0 mm x	Tape and		
CSD13381F4T	250	Reel	0.6 mm SMD Lead Less	Reel		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Absolute Maximum Ratings**

	, 10001010 11101111 1 1 1 1 1 1 1 1 1 1									
$T_A = 25$	°C unless otherwise stated	VALUE	UNIT							
$V_{DS}$	Drain-to-Source Voltage	12	٧							
V <sub>GS</sub>	Gate-to-Source Voltage	8	V							
I <sub>D</sub>	Continuous Drain Current, T <sub>A</sub> = 25°C <sup>(1)</sup>	2.1	Α							
I <sub>DM</sub>	Pulsed Drain Current, T <sub>A</sub> = 25°C <sup>(2)</sup>	7	Α							
	Continuous Gate Clamp Current		A							
I <sub>G</sub>	Pulsed Gate Clamp Current <sup>(2)</sup>	350	mA							
P <sub>D</sub>	Power Dissipation <sup>(1)</sup>	500	mW							
ESD	Human Body Model (HBM)	4	kV							
Rating	Charged Device Model (CDM)	2	kV							
T <sub>J</sub> , T <sub>stg</sub>	Operating Junction and Storage Temperature Range	-55 to 150	°C							
E <sub>AS</sub>	Avalanche Energy, single pulse $I_D$ = 7.4 A, L = 0.1 mH, $R_G$ = 25 $\Omega$	2.7	mJ							

- (1) Typical  $R_{\theta JA} = 90^{\circ}\text{C/W}$  on 1 inch<sup>2</sup> (6.45 cm<sup>2</sup>), 2 oz. (0.071 mm thick) Cu pad on a 0.06 inch (1.52 mm) thick FR4 PCB.
- (2) Pulse duration ≤300 µs, duty cycle ≤2%

**Top View** 






Table of Contents
-------------------

1	Features	1		6.1 Trademarks
2	Applications	1		6.2 Electrostatic Discharge Caution
3	Description	1		6.3 Glossary
	Revision History		7	Mechanical Data
	Specifications			7.1 Mechanical Dimensions
•	5.1 Electrical Characteristics			7.2 Recommended Minimum PCB Layout
	5.2 Thermal Information			7.3 Recommended Stencil Pattern
6	5.3 Typical MOSFET Characteristics  Device and Documentation Support	4		7.4 CSD13381F4 Embossed Carrier Tape Dimensions

## **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (September 2014) to Revision D	Page
Corrected typo for I <sub>GSS</sub> Test Condition	3
Changes from Revision B (February 2014) to Revision C	Page
Corrected timing V <sub>DS</sub> to read 6 V	3
Changes from Revision A (November 2013) to Revision B	Page
Added I <sub>G</sub> parameter      Lowered I <sub>DSS</sub> limit      Lowered I <sub>GSS</sub> limit	3
Changes from Original (July 2013) to Revision A	Page
Updated device ordering information      Changed test voltage conditions      Changed Figure 4 Gate Charge graph	3

Submit Documentation Feedback



# 5 Specifications

### 5.1 Electrical Characteristics

 $(T_{\Delta} = 25^{\circ}C \text{ unless otherwise stated})$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS					
BV <sub>DSS</sub>	Drain-to-Source Voltage	V <sub>GS</sub> = 0 V, I <sub>DS</sub> = 250 μA	12			V
I <sub>DSS</sub>	Drain-to-Source Leakage Current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 9.6 V			100	nA
I <sub>GSS</sub>	Gate-to-Source Leakage Current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 8 V			50	nA
V <sub>GS(th)</sub>	Gate-to-Source Threshold Voltage	$V_{DS} = V_{GS}, I_{DS} = 250 \mu A$	0.65	0.85	1.10	V
		$V_{GS} = 1.8 \text{ V}, I_{DS} = 0.5 \text{ A}$		310	400	$m\Omega$
R <sub>DS(on)</sub>	Drain-to-Source On-Resistance	$V_{GS} = 2.5 \text{ V}, I_{DS} = 0.5 \text{ A}$		170	225	mΩ
g <sub>f</sub> s	On redistance	$V_{GS} = 4.5 \text{ V}, I_{DS} = 0.5 \text{ A}$	0.65 0.85 310 170 140 3.2 155 47 2.5 23 1060 140 230 155 1120 3.7 1.5 11.0 3.8	140	180	mΩ
$g_{fs}$	Transconductance	V <sub>DS</sub> = 6 V, I <sub>DS</sub> = 0.5 A		3.2		S
DYNAMI	C CHARACTERISTICS	·				
C <sub>iss</sub>	Input Capacitance			155	200	pF
C <sub>oss</sub>	Output Capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 6 \text{ V}, $ f = 1  MHz		47	62	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	J = 1 WH12		2.5	3.3	pF
$R_{G}$	Series Gate Resistance			23		Ω
Qg	Gate Charge Total (4.5 V)			1060	1400	рС
$Q_{gd}$	Gate Charge Gate-to-Drain	V 6V L 05 A		140		рС
Q <sub>gs</sub>	Gate Charge Gate-to-Source	$V_{DS} = 6 \text{ V}, I_{DS} = 0.5 \text{ A}$		230		рС
Q <sub>g(th)</sub>	Gate Charge at V <sub>th</sub>			155		рС
Q <sub>oss</sub>	Output Charge	V <sub>DS</sub> = 6 V, V <sub>GS</sub> = 0 V		1120		рС
t <sub>d(on)</sub>	Turn On Delay Time			3.7		ns
t <sub>r</sub>	Rise Time	$V_{DS} = 6 \text{ V}, V_{GS} = 4.5 \text{ V},$		1.5		ns
t <sub>d(off)</sub>	Turn Off Delay Time	$I_{DS} = 0.5 \text{ A}, R_G = 2 \Omega$		11.0		ns
$t_f$	Fall Time			3.8		ns
DIODE C	CHARACTERISTICS				*	
V <sub>SD</sub>	Diode Forward Voltage	I <sub>SD</sub> = 0.5 A, V <sub>GS</sub> = 0 V		0.73	0.9	V
Q <sub>rr</sub>	Reverse Recovery Charge	V 6 V I 0 5 A di/d+ 200 A/··-		1550		рC
t <sub>rr</sub>	Reverse Recovery Time	$V_{DS}$ = 6 V, $I_F$ = 0.5 A, di/dt = 300 A/ $\mu$ s		6		ns

### 5.2 Thermal Information

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 

	THERMAL METRIC	TYPICAL VALUES	UNIT	
D	Junction-to-Ambient Thermal Resistance <sup>(1)</sup>	90	°C/W	
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance <sup>(2)</sup>	250	C/VV	


<sup>(1)</sup> Device mounted on FR4 material with 1 inch<sup>2</sup> (6.45 cm<sup>2</sup>), 2 oz. (0.071 mm thick) Cu.


<sup>(2)</sup> Device mounted on FR4 material with minimum Cu mounting area.




## 5.3 Typical MOSFET Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 











## **Typical MOSFET Characteristics (continued)**








### **Typical MOSFET Characteristics (continued)**

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 





# 6 Device and Documentation Support

### 6.1 Trademarks

FemtoFET is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 6.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 6.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

Copyright © 2013–2015, Texas Instruments Incorporated


Submit Documentation Feedback



### 7 Mechanical Data

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.


#### 7.1 Mechanical Dimensions



- (1) All linear dimensions are in millimeters (dimensions and tolerancing per AME T14.5M-1994).
- (2) This drawing is subject to change without notice.
- (3) This package is a PB-free solder land design.




## 7.2 Recommended Minimum PCB Layout



(1) All dimensions are in millimeters.


## 7.3 Recommended Stencil Pattern




(1) All dimensions are in millimeters.



## 7.4 CSD13381F4 Embossed Carrier Tape Dimensions





(1) Pin 1 is oriented in the top-right quadrant of the tape enclosure (quadrant 2), closest to the carrier tape sprocket holes



## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD13381F4	ACTIVE	PICOSTAR	YJC	3	3000	RoHS & Green	Call TI	Level-1-260C-UNLIM	-55 to 150	DQ	Samples
CSD13381F4T	ACTIVE	PICOSTAR	YJC	3	250	RoHS & Green	Call TI	Level-1-260C-UNLIM	-55 to 150	DQ	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated