# **Dual Variable-Reluctance Sensor Interface IC**

The NCV1124 is a monolithic integrated circuit designed primarily to condition signals from sensors used to monitor rotating parts.

The NCV1124 is a dual channel device. Each of the two identical channels interfaces with a variable-reluctance sensor, and continuously compares the sensor output signal to a user-programmable internal reference. An alternating input signal of appropriate amplitude at IN1 or IN2 will result in a rectangular waveform at the corresponding OUT terminal, suitable for interface to either standard microprocessors or standard logic families.

A diagnostic input, common to both channels, provides a means to test for degradation or loss of the physical connector to both sensors.

## **Typical Applications**

- Anti-Skid Braking and Traction Control
- Vehicle Stability Control
- Drive Belt Slippage Detection
- Crankshaft/Camshaft Position Sensing

## Features

- Two Independent Channels
- Internal Hysteresis
- Built-In Diagnostic Mode
- Designed to Work from a 5.0 V  $\pm$  10% Supply
- Site and Control for Automotive Applications
- Pb–Free Packages are Available




Figure 1. Block Diagram



# **ON Semiconductor®**

http://onsemi.com



SO-8 CASE 751

# MARKING DIAGRAM



V1124 = Device Code

= Assembly Location

= Wafer Lot

А

L


Υ

W

= Year

- = Work Week
- = Pb-Free Package

## **PIN CONNECTIONS**



## **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.

## MAXIMUM RATINGS

Rating		Value	Unit
Storage Temperature Range		-65 to 150	°C
Ambient Operating Temperature		-40 to 125	°C
Supply Voltage Range (continuous)		-0.3 to 7.0	V
Input Voltage Range (at any input, R1 = R2 = 22 k)		-250 to 250	V
Maximum Junction Temperature		150	°C
ESD Susceptibility (Human Body Model)		2.0	kV
Lead Temperature Soldering: F	Reflow: (SMD styles only) (Note 1)	240 peak	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. 60 second maximum above 183°C.

# $\textbf{ELECTRICAL CHARACTERISTICS} \quad (4.5 \text{ V} < \text{V}_{CC} < 5.5 \text{ V}, -40^{\circ}\text{C} < \text{T}_{\text{A}} < 125^{\circ}\text{C}, \text{ V}_{\text{DIAG}} = 0; \text{ unless otherwise specified.})$

Characteristic Test Conditions		Min	Тур	Max	Unit
V <sub>CC</sub> SUPPLY				•	
Operating Current Supply $V_{CC} = 5.0 V$		-	-	5.0	mA
Sensor Inputs					
Input Threshold – Positive	Input Threshold – Positive V <sub>DIAG</sub> = Low V <sub>DIAG</sub> = High		160 160	185 185	m∨ mV
Input Threshold – Negative	V <sub>DIAG</sub> = Low V <sub>DIAG</sub> = High	–185 135	-160 160	–135 185	m∨ mV
Input Bias Current (INP1, INP2)	V <sub>IN</sub> = 0.336 V	-16	-11	-6.0	μΑ
Input Bias Current (DIAG)	V <sub>DIAG</sub> = 0 V	_	_	1.0	μΑ
Input Bias Current Factor (K <sub>I</sub> ) $(IN_{Adj} = INP \times K_I)$	$V_{IN} = 0.336$ V, $V_{DIAG} = Low$ $V_{IN} = 0.336$ V, $V_{DIAG} = High$	_ 152	100 155	_ 157	%INP %INP
Bias Current Matching	INP1 or INP2 to IN <sub>Adj</sub> , $V_{IN}$ = 0.336 V	-1.0	0	1.0	μΑ
Input Clamp – Negative	I <sub>IN</sub> = -50 μA I <sub>IN</sub> = -12 mA		-0.25 -0.30	0 0	V V
Input Clamp – Positive	I <sub>IN</sub> = +12 mA	5.0	7.0	9.8	V
Output Low Voltage	I <sub>OUT</sub> = 1.6 mA		0.2	0.4	V
Output High Voltage	I <sub>OUT</sub> = -1.6 mA	V <sub>CC</sub> – 0.5	V <sub>CC</sub> – 0.2	-	V
Mode Change Time Delay	Mode Change Time Delay –		-	20	μs
Input to Output Delay	Input to Output Delay I <sub>OUT</sub> = 1.0 mA		1.0	20	μs
Output Rise Time	utput Rise Time C <sub>LOAD</sub> = 30 pF		0.5	2.0	μs
Output Fall Time	C <sub>LOAD</sub> = 30 pF	-	0.05	2.0	μs
Open–Sensor Positive Threshold	V <sub>DIAG</sub> = High, R <sub>IN(Adj)</sub> = 40 k. Note 2	29.4	54	86.9	kΩ
Logic Inputs					
DIAG Input Low Threshold	-	-	-	$0.2 \times V_{CC}$	V
DIAG Input High Threshold	-	$0.7  imes V_{CC}$	-	-	V
DIAG Input Resistance $ \begin{array}{c} V_{IN} = 0.3 \times V_{CC} \ , \ V_{CC} = 5.0 \ V \\ V_{IN} = V_{CC}, \ V_{CC} = 5.0 \ V \end{array} $		8.0 8.0	22 22	70 70	kΩ kΩ

2. This parameter is guaranteed by design, but not parametrically tested in production.

### PACKAGE PIN DESCRIPTION

PIN # SO-8	PIN SYMBOL	FUNCTION
1	IN <sub>Adj</sub>	External resistor to ground that sets the trip levels of both channels. Functions for both diagnostic and normal mode
2	IN1	Input to channel 1
3	IN2	Input to channel 2
4	GND	Ground
5	DIAG	Diagnostic mode switch. Normal mode is low
6	OUT2	Output of channel 2
7	OUT1	Output of channel 1
8	V <sub>CC</sub>	Positive 5.0 volt supply input

## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCV1124DG	SO-8 NB (Pb-Free)	98 Units / Rail
NCV1124DR2G	SO-8 NB (Pb-Free)	2500 Units / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




Figure 2. Application Diagram

## THEORY OF OPERATION

#### NORMAL OPERATION

Figure 2 shows one channel of the NCV1124 along with the necessary external components. Both channels share the  $IN_{Adj}$  pin as the negative input to a comparator. A brief description of the components is as follows:

 $V_{RS}$  – Ideal sinusoidal, ground referenced, sensor output – amplitude usually increases with frequency, depending on loading.

**R**<sub>**RS**</sub> – Source impedance of sensor.

 $R1/R_{Adj}$  – External resistors for current limiting and biasing.

 $INP1/IN_{Adj}$  – Internal current sources that determine trip points via  $R1/R_{Adj}$ .

**COMP1** – Internal comparator with built–in hysteresis set at 160 mV.

**OUT1** – Output 0 V – 5.0 V square wave with the same frequency as  $V_{RS}$ .

By inspection, the voltage at the (+) and (–) terminals of COMP1 with  $V_{RS} = 0V$  are:

$$V^{+} = INP1(R1 + R_{RS})$$
(1)

$$V^{-} = IN_{Adj} \times R_{Adj}$$
(2)

As  $V_{RS}$  begins to rise and fall, it will be superimposed on the DC biased voltage at V<sup>+</sup>.

$$V^{+} = INP1(R1 + R_{RS}) + V_{RS}$$
(3)

To get comparator COMP1 to trip, the following condition is needed when crossing in the positive direction,

$$V^+ > V^- + V_{HYS} \tag{4}$$

 $(V_{HYS}$  is the built-in hysteresis set to 160 mV), or when crossing in the negative direction,

$$V^+ < V^- - V_{HYS} \tag{5}$$

Combining equations 2, 3, and 4, we get:

$$\mathsf{INP1}(\mathsf{R1} + \mathsf{R}_{\mathsf{RS}}) + \mathsf{V}_{\mathsf{RS}} > \mathsf{IN}_{\mathsf{Adj}} \times \mathsf{R}_{\mathsf{Adj}} + \mathsf{V}_{\mathsf{HYS}} \quad (6)$$

therefore,

$$VRS(+TRP) < INAdj \times RAdj - INP1(R1 + RRS) + VHYS$$
(7)

It should be evident that tripping on the negative side is:

$$V_{RS(-TRP)} < IN_{Adj} \times R_{Adj} - INP1(R1 + R_{RS}) - V_{HYS}$$
(8)

In normal mode,

$$INP1 = IN_{Adi}$$
 (9)

We can now re–write equation (7) as:

$$V_{RS}(+TR) > INP1(R_{Adj} - R1 - R_{RS}) + V_{HYS}$$
 (10)

By making

$$R_{Adj} = R1 + R_{RS}$$
(11)

you can detect signals with as little amplitude as V<sub>HYS</sub>. A design example is given in the applications section.

#### **OPEN SENSOR PROTECTION**

The NCV1124 has a DIAG pin that when pulled high (5.0 V), will increase the IN<sub>Adj</sub> current source by roughly 50%.

Equation (7) shows that a larger  $V_{RS(+TRP)}$  voltage will be needed to trip comparator COMP1. However, if no  $V_{RS}$ signal is present, then we can use equations 1, 2, and 4 (equation 5 does not apply in this mode) to get:

$$INP1(R1 + R_{RS}) > INP1 \times K_I \times R_{Adj} + V_{HYS}$$
 (12)

Since  $R_{RS}$  is the only unknown variable we can solve for  $R_{RS}$ ,

$$R_{RS} = \frac{INP1 \times K_I \times R_{Adj} + V_{HYS}}{INP1} - R1$$
(13)

Equation (13) shows that if the output switches states when entering the diag mode with  $V_{RS} = 0$ , the sensor impedance must be greater than the above calculated value. This can be very useful in diagnosing intermittent sensor.

#### **INPUT PROTECTION**

As shown in Figure 2, an active clamp is provided on each input to limit the voltage on the input pin and prevent substrate current injection. The clamp is specified to handle  $\pm 12$  mA. This puts an upper limit on the amplitude of the sensor output. For example, if R1 = 20 k, then

$$VRS(MAX) = 20 \text{ k} \times 12 \text{ mA} = 240 \text{ V}$$

Therefore, the  $V_{RS(pk-pk)}$  voltage can be as high as 480 V.

The NCV1124 will *typically* run at a frequency up to 1.8 MHz if the input signal does not activate the positive or negative input clamps. Frequency performance will be lower when the positive or negative clamps are active. *Typical* performance will be up to a frequency of 680 kHz with the clamps active.

# NCV1124

## **CIRCUIT DESCRIPTION**

Figure 3 shows the part operating near the minimum input thresholds. As the sin wave input threshold is increased, the low side clamps become active (Figure 4). Increasing the amplitude further (Figure 5), the high–side clamp becomes active. These internal clamps allow for voltages up to -250 V and 250 V on the sensor side of the setup (with R1 = R2 = 22 k) (reference the diagram page 1).

Figure 6 shows the effect using the diagnostic (DIAG) function has on the circuit. The input threshold (negative) is switched from a threshold of -160 mV to +160 mV when DIAG goes from a low to a high. There is no hysteresis when DIAG is high.




Figure 3. Minimum Threshold Operation




Figure 4. Low–Side Clamp




Figure 5. Low- and High-Side Clamps




Figure 6. Diagnostic Operation

## APPLICATION INFORMATION

Referring to Figure 2, the following will be a design example given these system requirements:

$$R_{RS} = 1.5 k\Omega (> 12 k\Omega \text{ is considered open})$$

$$V_{RS(MAX)} = 120 V_{pk}$$

$$V_{RS(MIN)} = 250 \text{ mV}_{pk}$$

$$F_{VRS} = 10 \text{ kHz} @ V_{RS(MIN)} = 40 V_{pk-pk}$$

# 1. Determine tradeoff between R1 value and power rating. (use 1/2 watt package)

$$P_{D} = \frac{\left(\frac{120}{\sqrt{2}}\right)^{2}}{R1} < 1/2 W$$

Set R1 = 15 k. (The clamp current will then be 120/15 k = 8.0 mA, which is less than the 12 mA limit.)

# 2. Determine R<sub>Adj</sub>

Set  $R_{Adj}$  as close to  $R1 + R_{RS}$  as possible. Therefore,  $R_{Adj} = 17$  k.

## 3. Determine V<sub>RS(+TRP)</sub> using equation (7).

 $V_{RS(+TRP)} = 11\mu A \times 17 \ k - 11\mu A(15 \ k + 1.5 \ k) + 160 \ r$ 

VRS(+TRP) = 166 mV typical (easily meets 250 mV minimum)

## 4. Calculate worst case V<sub>RS(+TRP)</sub>

Examination of equation (7) and the spec reveals the worst case trip voltage will occur when:

 $V_{HYS} = 180 \text{ mV}$   $IN_{Adj} = 16 \mu A$   $INP1 = 15 \mu A$  R1 = 14.25 k (5% low)  $R_{Adj} = 17.85 \text{ k} (5\% \text{ High})$   $V_{RS}(+)MAX = 16 \mu A (17.85 \text{ k})$   $15 \mu A (14.25 \text{ k} + 1.5 \text{ k}) + 15 \text{ k} + 1.5 \text{ k})$ 

$$-15\mu A(14.25 k + 1.5 k) + 180 mV$$
  
= 229 mV

which is still less than the 250 mV minimum amplitude of the input.

### 5. Calculate C1 for low pass filtering

Since the sensor guarantees 40  $V_{pk-pk}$  @ 10 kHz, a low pass filter using R1 and C1 can be used to eliminate high frequency noise without affecting system performance.

Gain Reduction = 
$$\frac{0.29 \text{ V}}{20 \text{ V}}$$
 = 0.0145 = -36.7 dB

Therefore, a cut–off frequency,  $f_{\text{C}},$  of 145 Hz could be used.

$$C1 \le \frac{1}{2\pi f_C R1} \le 0.07 \ \mu F$$

Set C1 =  $0.047 \ \mu$ F.

6. Calculate the minimum  ${\sf R}_{\sf RS}$  that will be indicated as an open circuit. (DIAG = 5.0 V)

Rearranging equation (7) gives

$$R_{RS} = \frac{\begin{bmatrix} V_{HYS} + [INP1 \times K_I \times R_{Adj}] \\ - V_{RS}(+TRP) \end{bmatrix}}{INP1} - R1$$

But,  $V_{RS} = 0$  during this test, so it drops out. Using the following as worst case Low and High:

	Worst Case Low (R <sub>RS</sub> )	Worst Case High (R <sub>RS</sub> )
IN <sub>Adj</sub>	23.6 μA = 15 μA × 1.57	10.7 $\mu$ A = 7.0 $\mu$ A × 1.53
R <sub>Adj</sub>	16.15 k	17.85 k
V <sub>HYS</sub>	135 mV	185 mV
INP1	16 μA	6.0 μA
R1	15.75 k	14.25 k
KI	1.57	1.53

$$R_{RS} = \frac{135 \text{ mV} + 23.6 \,\mu\text{A} \times 16.15 \,\text{k}}{16 \,\mu\text{A}} - 15.75 \,\text{k}$$
$$= 16.5 \,\text{k}$$

Therefore,

and,

$$R_{RS(MAX)} = \frac{185 \text{ mV} + 10.7 \ \mu\text{A} \times 17.85 \text{ k}}{6.0 \mu\text{A}} - 14.25 \text{ k}$$
$$= 48.4 \text{ k}$$





\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	DESCRIPTION: SOIC-8 NB		PAGE 1 OF 2		
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights or the					

#### SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR 3. 4. EMITTER EMITTER 5. BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: CATHODE 1 PIN 1. 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: PIN 1. GROUND BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE P-SOURCE 3 P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE 2. ANODE SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC COMMON CATHODE/VCC 3 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 COMMON ANODE/GND 8. STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. 4. DRAIN, #2 GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 DRAIN 1 7. 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. LINE 1 OUT 8. STYLE 27: PIN 1. ILIMIT 2 OVI 0 UVLO З. 4. INPUT+ 5. SOURCE SOURCE 6. SOURCE 7. 8 DRAIN

#### DATE 16 FEB 2011

STYLE 4: ANODE ANODE PIN 1. 2. ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE #2 3. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. 4. GATE 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE 2. EMITTER 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC OFF DASIC\_SW\_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DESCRIPTION: SOIC-8 NB PAG		PAGE 2 OF 2	
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the				

SOURCE 1/DRAIN 2

7.

8. GATE 1

7.

8

rights of others

COLLECTOR, #1

COLLECTOR, #1

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor date sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use a a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor houteds for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

ON Semiconductor Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910 Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative