# Quad 2-Input NAND Gate with Schmitt-Trigger Inputs

# **High-Performance Silicon-Gate CMOS**

The MC74HC132A is identical in pinout to the LS132. The device inputs are compatible with standard CMOS outputs; with pull-up resistors, they are compatible with LSTTL outputs.

The HC132A can be used to enhance noise immunity or to square up slowly changing waveforms.

#### **Features**

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements as Defined by JEDEC Standard No. 7A
- Chip Complexity: 72 FETs or 18 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant




Figure 1. Pin Assignment



# ON Semiconductor®

http://onsemi.com

# MARKING DIAGRAMS




PDIP-14 N SUFFIX CASE 646





SOIC-14 D SUFFIX CASE 751A





TSSOP-14 DT SUFFIX CASE 948G



A = Assembly Location

L, WL = Wafer Lot Y, YY = Year

W, WW = Work Week
G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

# **FUNCTION TABLE**

Inputs		Output
Α	В	Υ
L	L	Н
L	Н	Н
Н	L	Н
Н	Н	L

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.




Figure 2. Logic Diagram

# **ORDERING INFORMATION**

Device	Package	Shipping $^{\dagger}$	
MC74HC132ANG	PDIP-14 (Pb-Free)	25 / Tape & Ammo Box	
MC74HC132ADG	SOIC-14 (Pb-Free)	55 Units / Rail	
MC74HC132ADR2G	SOIC-14 (Pb-Free)	2500 / Tape & Reel	
MC74HC132ADTG	TSSOP-14 (Pb-Free)	96 Units / Rail	
MC74HC132ADTR2G	TSSOP-14 (Pb-Free)	2500 / Tape & Reel	
NLV74HC132ADG*	SOIC-14 (Pb-Free)	55 Units / Rail	
NLV74HC132ADR2G*	SOIC-14 (Pb-Free)	2500 / Tape & Reel	
NLV74HC132ADTG*	TSSOP-14 (Pb-Free)	96 Units / Rail	
NLV74HC132ADTR2G*	TSSOP-14 (Pb-Free)	2500 / Tape & Reel	

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>\*</sup>NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable

#### **MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Positive DC Supply Voltage	-0.5 to +7.0	V
V <sub>IN</sub>	Digital Input Voltage	-0.5 to +7.0	V
V <sub>OUT</sub>	DC Output Voltage Output in 3-State High or Low State	-0.5 to +7.0 -0.5 to V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input Diode Current	-20	mA
I <sub>OK</sub>	Output Diode Current	±20	mA
lout	DC Output Current, per Pin	±25	mA
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and GND Pins	±75	mA
I <sub>GND</sub>	DC Ground Current per Ground Pin	±75	mA
T <sub>STG</sub>	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C
TJ	Junction Temperature Under Bias	+ 150	°C
θЈА	Thermal Resistance 14–PDIP 14–SOIC 14–TSSOP	78 125 170	°C/W
P <sub>D</sub>	Power Dissipation in Still Air at 85°C PDIP SOIC TSSOP	750 500 450	mW
MSL	Moisture Sensitivity	Level 1	
F <sub>R</sub>	Flammability Rating Oxygen Index: 30% – 35%	UL 94 V0 @ 0.125 in	
V <sub>ESD</sub>	ESD Withstand Voltage  Human Body Model (Note 1)  Machine Model (Note 2)  Charged Device Model (Note 3)	> 2000 > 100 > 500	V
I <sub>Latch-Up</sub>	Latch-Up Performance Above V <sub>CC</sub> and Below GND at 85°C (Note 4)	±300	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Tested to EIA/JESD22-A114-A.

- 2. Tested to EIA/JESD22-A115-A.
- 3. Tested to JESD22-C101-A.
- 4. Tested to EIA/JESD78.

# **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)		6.0	V
V <sub>IN</sub> , V <sub>OUT</sub>	DC Input Voltage, Output Voltage (Referenced to GND)		V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature, All Package Types	- 55	+ 125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time (Figure 3)	-	No Limit (Note 5)	ns

- 5. When V<sub>IN</sub> ~ 0.5 V<sub>CC</sub>, I<sub>CC</sub> >> quiescent current.
   6. Unused inputs may not be left open. All inputs must be tied to a high-logic voltage level or a low-logic input voltage level.

# DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

			v <sub>cc</sub>	Guarar	nteed Limit		
Symbol	Parameter	Test Conditions	٧	-55°C to 25°C	≤ <b>85</b> °C	≤125°C	Unit
V <sub>T+</sub> max	Maximum Positive-Going Input Threshold Voltage (Figure 5)	$V_{OUT} = 0.1 \text{ V}$ $ I_{OUT}  \le 20  \mu\text{A}$	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
V <sub>T+</sub> min	Minimum Positive-Going Input Threshold Voltage (Figure 5)	$V_{OUT} = 0.1 \text{ V}$ $ I_{OUT}  \le 20  \mu\text{A}$	2.0 4.5 6.0	1.0 2.3 3.0	0.95 2.25 2.95	0.95 2.25 2.95	٧
V <sub>T</sub> _max	Maximum Negative-Going Input Threshold Voltage (Figure 5)	$V_{OUT} = V_{CC} - 0.1 \text{ V}$ $ I_{OUT}  \le 20  \mu\text{A}$	2.0 4.5 6.0	0.9 2.0 2.6	0.95 2.05 2.65	0.95 2.05 2.65	٧
V <sub>T</sub> _min	Minimum Negative-Going Input Threshold Voltage (Figure 5)	$V_{OUT} = V_{CC} - 0.1 \text{ V}$ $ I_{OUT}  \le 20  \mu\text{A}$	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
V <sub>H</sub> max (Note 7)	Maximum Hysteresis Voltage (Figure 5)	$V_{OUT}$ = 0.1 V or $V_{CC}$ – 0.1 V $ I_{OUT}  \le 20 \mu A$	2.0 4.5 6.0	1.2 2.25 3.0	1.2 2.25 3.0	1.2 2.25 3.0	٧
V <sub>H</sub> min (Note 7)	Minimum Hysteresis Voltage (Figure 5)	$V_{OUT}$ = 0.1 V or $V_{CC}$ – 0.1 V $ I_{OUT}  \le 20 \mu A$	2.0 4.5 6.0	0.2 0.4 0.5	0.2 0.4 0.5	0.2 0.4 0.5	٧
V <sub>OH</sub>	Minimum High-Level Output Voltage	$V_{IN} \le V_{T-}$ min or $V_{T+}$ max $ I_{OUT}  \le 20 \mu A$	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		$V_{\text{IN}} \leq -V_{\text{T}}$ -min or $V_{\text{T}}$ +max $\left I_{\text{OUT}}\right  \leq 4.0 \text{ mA}$ $\left I_{\text{OUT}}\right  \leq 5.2 \text{ mA}$	4.5 6.0	3.98 5.48	3.84 5.34	3.7 5.2	
V <sub>OL</sub>	Maximum Low-Level Output Voltage	$V_{IN} \ge V_{T+} max$ $ I_{OUT}  \le 20 \mu A$	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		$V_{IN} \ge V_{T+} max$ $\begin{vmatrix} I_{OUT} \end{vmatrix} \le 4.0 \text{ mA}$ $\begin{vmatrix} I_{OUT} \end{vmatrix} \le 5.2 \text{ mA}$	4.5 6.0	0.26 0.26	0.33 0.33	0.4 0.4	
I <sub>IN</sub>	Maximum Input Leakage Current	V <sub>IN</sub> = V <sub>CC</sub> or GND	6.0	± 0.1	±1.0	±1.0	μΑ
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \mu A$	6.0	1.0	10	40	μΑ

<sup>7.</sup>  $V_H min > (V_{T_+} min) - (V_{T_-} max); V_H max = (V_{T_+} max) + (V_{T_-} min).$ 

# AC ELECTRICAL CHARACTERISTICS ( $C_L$ = 50 pF, Input $t_r$ = $t_f$ = 6.0 ns)

		V <sub>CC</sub>	Guarar	nteed Limit		
Symbol	Parameter	V	−55°C to 25°C	≤ <b>85</b> °C	≤125°C	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Input A or B to Output Y (Figures 3 and 4)	2.0 4.5 6.0	125 25 21	155 31 26	190 38 32	ns
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output Transition Time, Any Output (Figures 3 and 4)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C <sub>in</sub>	Maximum Input Capacitance	_	10	10	10	pF

		Typical @ 25°C, V <sub>CC</sub> = 5.0 V	
$C_{PD}$	Power Dissipation Capacitance (per Gate) (Note 8)	24	pF

<sup>8.</sup> Used to determine the no-load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ .





Figure 3. Switching Waveforms



\*Includes all probe and jig capacitance

Figure 4. Test Circuit




Figure 5. Typical Input Threshold,  $V_{T+}$ ,  $V_{T-}$  Versus Power Supply Voltage






Figure 6. Typical Schmitt-Trigger Applications




SOIC-14 NB CASE 751A-03 ISSUE L

**DATE 03 FEB 2016** 









#### 0.25 0.50 0.010 0.019 0.40 1.25 0.016 0.049

NOTES:
1. DIMENSIONING AND TOLERANCING PER

5. MAXIMUM MOLD PROTRUSION 0.15 PER

INCHES

MIN MAX

0.050 BSC

0.25 0.004 0.010

0.25 0.008 0.010

0.49 0.014

8.75 0.337 3.80 4.00 0.150 0.157

0.068

0.019

MILLIMETERS

MIN MAX

1.27 BSC

0.19

8.55

SIDE

Α

A1 0.10

АЗ

b 0.35

D E

e H h

ASME Y14.5M, 1994.
CONTROLLING DIMENSION: MILLIMETERS. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF AT MAXIMUM MATERIAL CONDITION.
4. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.




**GENERIC** 

XXXXX = Specific Device Code Α = Assembly Location

WL = Wafer Lot Υ = Year = Work Week WW G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator. "G" or microdot " ■". may or may not be present.

## **SOLDERING FOOTPRINT\***



DIMENSIONS: MILLIMETERS

# **STYLES ON PAGE 2**

DOCUMENT NUMBER:	98ASB42565B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED	
DESCRIPTION:	SOIC-14 NB		PAGE 1 OF 2

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


# SOIC-14 CASE 751A-03 ISSUE L

# DATE 03 FEB 2016

STYLE 1: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. NO CONNECTION 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. NO CONNECTION 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 2: CANCELLED	STYLE 3: PIN 1. NO CONNECTION 2. ANODE 3. ANODE 4. NO CONNECTION 5. ANODE 6. NO CONNECTION 7. ANODE 8. ANODE 9. ANODE 10. NO CONNECTION 11. ANODE 12. ANODE 13. NO CONNECTION 14. COMMON CATHODE	STYLE 4: PIN 1. NO CONNECTION 2. CATHODE 3. CATHODE 4. NO CONNECTION 5. CATHODE 6. NO CONNECTION 7. CATHODE 8. CATHODE 9. CATHODE 10. NO CONNECTION 11. CATHODE 12. CATHODE 13. NO CONNECTION 14. COMMON ANODE
STYLE 5: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. NO CONNECTION 7. COMMON ANODE 8. COMMON CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 6: PIN 1. CATHODE 2. CATHODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE 7. CATHODE 8. ANODE 9. ANODE 10. ANODE 11. ANODE 12. ANODE 13. ANODE 14. ANODE	STYLE 7: PIN 1. ANODE/CATHODE 2. COMMON ANODE 3. COMMON CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. ANODE/CATHODE 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. COMMON CATHODE 12. COMMON ANODE 13. ANODE/CATHODE 14. ANODE/CATHODE	STYLE 8: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. ANODE/CATHODE 7. COMMON ANODE 8. COMMON ANODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. NO CONNECTION 12. ANODE/CATHODE 13. ANODE/CATHODE 14. COMMON CATHODE

DOCUMENT NUMBER:	98ASB42565B Electronic versions are uncontrolled except when accessed directly from the Document Re Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-14 NB		PAGE 2 OF 2

ON Semiconductor and IN are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.



**DATE 17 FEB 2016** 

- NOTES.

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETER.


  3. DIMENSION A DOES NOT INCLUDE MOLD
- FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
  DIMENSION B DOES NOT INCLUDE
- INTERLEAD FLASH OR PROTRUSION.
  INTERLEAD FLASH OR PROTRUSION SHALL
- INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.

  5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.

  6. TERMINAL NUMBERS ARE SHOWN FOR DEFERENCE ONLY.
- REFERENCE ONLY.
  DIMENSION A AND B ARE TO BE
  DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С	-	1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	BSC	0.026 BSC	
Н	0.50	0.60	0.020	0.024
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40		0.252	
М	° o	8 °	0 °	8 °

# **GENERIC MARKING DIAGRAM\***



(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

◀	7.06
1	
	<del> </del>
	0.65
, <u> </u>	<b>— — —</b> • • • • • • • • • • • • • • • • • • •
14X	<b>─</b>
0.36 14X 1.26	DIMENSIONS: MILLIMETERS

**SOLDERING FOOTPRINT** 

DOCUMENT NUMBER:	98ASH70246A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TSSOP-14 WB		PAGE 1 OF 1

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative