











**TPS7A4201** 

SBVS184A - DECEMBER 2011 - REVISED AUGUST 2015

# TPS7A4201 28-V Input Voltage, 50-mA Voltage Regulator

#### **Features**

- Wide Input Voltage Range: 7 V to 28 V
- Accuracy:
  - Nominal: 1%
  - Over Line, Load, and Temperature: 2.5%
- Low Quiescent Current: 25 µA
- Quiescent Current at Shutdown: 4.1 µA
- Maximum Output Current: 50 mA
- CMOS Logic-Level-Compatible Enable Pin
- Adjustable Output Voltage: ~1.175 V to 26 V
- Stable with Ceramic Capacitors:
  - Input Capacitance: ≥ 1 μF
  - Output Capacitance: ≥ 4.7 µF
- Dropout Voltage: 290 mV
- Built-In Current-Limit and Thermal Shutdown Protection
- Package: High Thermal Performance MSOP-8 PowerPAD™
- Operating Temperature Range: -40°C to +125°C

## **Applications**

- Microprocessors, Microcontrollers Powered by Industrial Busses with High Voltage Transients
- **Industrial Automation**
- Automotive
- **LED Lighting**

## 3 Description

The TPS7A4201 device is a high-voltage-tolerant linear regulator that offers the benefits of a thermallyenhanced package (MSOP-8), and is able to withstand continuous dc or transient input voltages of up to 28 V.

TPS7A4201 is stable with any output The capacitance greater than 4.7 µF and any input capacitance greater than 1 µF (over temperature and tolerance). Therefore, implementations of this device require minimal board space because of its miniaturized packaging (MSOP-8) and a potentially small output capacitor. In addition, the TPS7A4201 offers an enable pin (EN) compatible with standard CMOS logic to enable a low-current shutdown mode.

The TPS7A4201 has an internal thermal shutdown and current limiting to protect the system during fault conditions. The MSOP-8 packages has an operating temperature range of  $T_{\perp} = -40^{\circ}\text{C}$  to +125°C.


In addition, the TPS7A4201 is ideal for generating a low-voltage supply from intermediate voltage rails in telecom and industrial applications; not only it can supply a well-regulated voltage rail, but it can also withstand and maintain regulation during fast voltage transients. These features translate to simpler and more cost-effective electrical surge-protection circuitry for a wide range of applications.

## Device Information<sup>(1)</sup>

PART NUMBER	ART NUMBER PACKAGE			
TPS7A4201	MSOP PowerPAD (8)	3.00 mm × 3.00 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## **Typical Application**





## **Table of Contents**

1	Features 1		7.4 Device Functional Modes	!
2	Applications 1	8	Application and Implementation	10
3	Description 1		8.1 Application Information	10
4	Revision History2		8.2 Typical Application	1°
5	Pin Configuration and Functions3	9	Power Supply Recommendations	12
6	Specifications3	10	Layout	1
•	6.1 Absolute Maximum Ratings		10.1 Layout Guidelines	13
	6.2 ESD Ratings		10.2 Layout Example	13
	6.3 Recommended Operating Conditions		10.3 Thermal Considerations	13
	6.4 Thermal Information		10.4 Power Dissipation	14
	6.5 Electrical Characteristics 5	11	Device and Documentation Support	18
	6.6 Dissipation Ratings 5		11.1 Community Resources	19
	6.7 Typical Characteristics		11.2 Trademarks	15
7	Detailed Description8		11.3 Electrostatic Discharge Caution	1
•	7.1 Overview 8		11.4 Glossary	1
	7.2 Functional Block Diagram	12	Mechanical, Packaging, and Orderable	
	7.3 Feature Description 8		Information	1

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


## Changes from Original (December 2011) to Revision A

Page

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	1
•	Changed maximum recommended operating condition values for VIN, VOUT, and VEN.	
•	Changed footnote 2 in <i>Electrical Characteristics</i> table	5
•	Changed I <sub>LIM</sub> parameter minimum specifications in <i>Electrical Characteristics</i> table	5



## 5 Pin Configuration and Functions



## **Pin Functions**

PIN		1/0	DECORPTION			
NAME	NO.	I/O	DESCRIPTION			
OUT	1	0	Regulator output. A capacitor greater than 4.7 $\mu\text{F}$ must be tied from this pin to ground to assure stability.			
FB	2	I	This pin is the input to the control-loop error amplifier. It is used to set the output voltage of the device.			
	3					
NC	6	_	Not internally connected. This pin must either be left open or tied to GND.			
	7					
GND	4	_	Ground			
EN	5	I	This pin turns the regulator on or off. If $V_{EN} \ge V_{EN\_HI}$ the regulator is enabled. If $V_{EN} \le V_{EN\_LO}$ , the regulator is disabled. If not used, the EN pin can be connected to IN. Make sure that $V_{EN} \le V_{IN}$ at all times.			
IN	8	1	Input supply			
PowerPAD	_	_	Solder to printed circuit board (PCB) to enhance thermal performance.  NOTE: The PowerPAD is internally connected to GND.  Although it can be left floating, it is highly recommended to connect the PowerPAD to the GND plane.			

## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted). (1)

		MIN	MAX	UNIT
	IN pin to GND pin	-0.3	+30	V
	OUT pin to GND pin	-0.3	+30	V
	OUT pin to IN pin	-30	+0.3	V
Voltage	FB pin to GND pin	-0.3	+2	V
	FB pin to IN pin	-30	+0.3	V
	EN pin to IN pin	-30	0.3	V
	EN pin to GND pin	-0.3	+30	V
Current	Peak output	Inte	rnally limited	d
Tomporatura	Operating junction temperature, T <sub>J</sub>	-40	+125	°C
Temperature	Storage, T <sub>stg</sub>	-65	+150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute-maximum rated conditions for extended periods may affect device reliability.



## 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2500	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
VIN	7	28	٧
VOUT	1.161	26	٧
VEN	0	28	V
IOUT	0	50	mA

## 6.4 Thermal Information

		TPS7A4201	
	THERMAL METRIC <sup>(1)</sup>	DGN (MSOP)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	66.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	54.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	38.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.0	°C/W
ΨЈВ	Junction-to-board characterization parameter	37.8	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	15.5	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated



#### 6.5 Electrical Characteristics

At  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{IN} = V_{OUT(NOM)} + 2.0$  V or  $V_{IN} = 7.0$  V (whichever is greater),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 100$   $\mu$ A,  $C_{IN} = 1$   $\mu$ F,  $C_{OUT} = 4.7$   $\mu$ F, and FB tied to OUT, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage range		7.0		28.0	V
V <sub>REF</sub>	Internal reference	$T_J = +25$ °C, $V_{FB} = V_{REF}$ , $V_{IN} = 9$ V, $I_{OUT} = 25$ mA	1.161	1.173	1.185	V
V <sub>OUT</sub>	Output voltage range <sup>(1)</sup>	$V_{IN} \ge V_{OUT(NOM)} + 2.0 \text{ V}$	$V_{REF}$		26	V
	Nominal accuracy	$T_J = +25$ °C, $V_{IN} = 9$ V, $I_{OUT} = 25$ mA	-1.0		+1.0	%V <sub>OUT</sub>
<b>V</b> 001	Overall accuracy	$V_{OUT(NOM)} + 2.0 \text{ V} \le V_{IN} \le 24 \text{ V}^{(2)}$ 100 $\mu$ A $\le I_{OUT} \le 50 \text{ mA}$	-2.5		+2.5	%V <sub>OUT</sub>
$\Delta V_{O(\Delta VI)}$	Line regulation	7 V ≤ V <sub>IN</sub> ≤ 28 V		0.03		%V <sub>OUT</sub>
$\Delta V_{O(\Delta VL)}$	Load regulation	100 μA ≤ I <sub>OUT</sub> ≤ 50 mA		0.31		%V <sub>OUT</sub>
	Description	V <sub>IN</sub> = 17 V, V <sub>OUT(NOM)</sub> = 18 V, I <sub>OUT</sub> = 20 mA		290		mV
$V_{DO}$	Dropout voltage	V <sub>IN</sub> = 17 V, V <sub>OUT(NOM)</sub> = 18 V, I <sub>OUT</sub> = 50 mA		0.78	1.3	V
	Command limit	$V_{OUT} = 90\% \ V_{OUT(NOM)}, \ V_{IN} = 7.0 \ V, \ T_{J} \le +85^{\circ}C$	65	117	200	mA
I <sub>LIM</sub>	Current limit	V <sub>OUT</sub> = 90% V <sub>OUT(NOM)</sub> , V <sub>IN</sub> = 9.0 V	65	128	200	mA
	Cround aurent	7 V ≤ V <sub>IN</sub> ≤ 28 V, I <sub>OUT</sub> = 0 mA		25	65	μA
I <sub>GND</sub>	Ground current	I <sub>OUT</sub> = 50 mA		25		μΑ
I <sub>SHDN</sub>	Shutdown supply current	V <sub>EN</sub> = +0.4 V		4.1	20	μA
I <sub>FB</sub>	Feedback current (3)		-0.1	0.01	0.1	μΑ
I <sub>EN</sub>	Enable current	$7 \text{ V} \le \text{V}_{\text{IN}} \le 28 \text{ V}, \text{V}_{\text{IN}} = \text{V}_{\text{EN}}$		0.02	1.0	μA
V <sub>EN_HI</sub>	Enable high-level voltage		1.5		$V_{IN}$	V
V <sub>EN_LO</sub>	Enable low- level voltage		0		0.4	V
V	Outrot raise valters	$V_{IN}$ = 12 V, $V_{OUT(NOM)}$ = $V_{REF}$ , $C_{OUT}$ = 10 $\mu F$ , BW = 10 Hz to 100 kHz		58		$\mu V_{RMS}$
V <sub>NOISE</sub>	Output noise voltage	$V_{IN} = 12 \text{ V}, V_{OUT(NOM)} = 5 \text{ V}, C_{OUT} = 10 \mu\text{F}, $ $C_{BYP}^{(4)} = 10 \text{ nF}, BW = 10 \text{ Hz} \text{ to } 100 \text{ kHz}$		73		$\mu V_{RMS}$
PSRR	Power-supply rejection ratio	$V_{IN} = 12 \text{ V}, V_{OUT(NOM)} = 5 \text{ V}, C_{OUT} = 10 \mu\text{F}, \\ C_{BYP}^{(4)} = 10 \text{ nF, f} = 100 \text{ Hz}$		65		dB
_	Thormal abutdown town a setum	Shutdown, temperature increasing		+170		°C
$T_{SD}$	Thermal shutdown temperature	Reset, temperature decreasing		+150		°C
T <sub>J</sub>	Operating junction temperature range		-40		+125	°C

- (1) To ensure stability at no-load conditions, a current from the feedback resistive network greater than or equal to 10 μA is required.
- (2) Maximum input voltage (V<sub>IN</sub>) is limited to 24 V because of the package power dissipation limitations at full load [P ≈ (V<sub>IN</sub> V<sub>OUT</sub>) × I<sub>OUT</sub> = (24 V V<sub>REF</sub>) × 50 mA ≈ 1.14 V], given an ambient temperature of +50°C. The device is capable of sourcing steady-state load currents as high as 60 mA at higher input voltages without damage if the maximum operating junction temperature (T<sub>J</sub>) is not exceeded. The Electrical Characteristics are not characterized for load current (I<sub>OUT</sub>) exceeding 50 mA.
- (3) I<sub>FB</sub> > 0 flows out of the device.
- (4) C<sub>BYP</sub> refers to a bypass capacitor connected to the FB and OUT pins.

## 6.6 Dissipation Ratings


BOARD	PACKAGE	$R_{\theta JA}$	$R_{\theta JC}$	DERATING FACTOR ABOVE T <sub>A</sub> = +25°C	T <sub>A</sub> ≤ +25°C POWER RATING	T <sub>A</sub> = +70°C POWER RATING	T <sub>A</sub> = +85°C POWER RATING
High-K <sup>(1)</sup>	DGN	55.9°C/W	8.47°C/W	16.6mW/°C	1.83W	1.08W	0.833W

(1) The JEDEC High-K (2s2p) board design used to derive this data was a 3-inch x 3-inch multilayer board with 2-ounce internal power and ground planes and 2-ounce copper traces on top and bottom of the board.



## 6.7 Typical Characteristics


At  $T_J = -40^{\circ}\text{C}$  to +125°C,  $V_{IN} = V_{OUT(NOM)} + 2.0 \text{ V}$  or  $V_{IN} = 9.0 \text{ V}$  (whichever is greater),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 100 \,\mu\text{A}$ ,  $C_{IN} = 1 \,\mu\text{F}$ ,  $C_{OUT} = 4.7 \,\mu\text{F}$ , and FB tied to OUT, unless otherwise noted.





## **Typical Characteristics (continued)**

At  $T_J = -40$ °C to +125°C,  $V_{IN} = V_{OUT(NOM)} + 2.0$  V or  $V_{IN} = 9.0$  V (whichever is greater),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 100$   $\mu$ A,  $C_{IN} = 1$   $\mu$ F,  $C_{OUT} = 4.7$   $\mu$ F, and FB tied to OUT, unless otherwise noted.



Copyright © 2011–2015, Texas Instruments Incorporated



## 7 Detailed Description


#### 7.1 Overview

The TPS7A4201 belongs to a new generation of linear regulators that use an innovative BiCMOS process technology to achieve very high maximum input and output voltages.

This process not only allows the TPS7A4201 to maintain regulation during very fast voltage transients up to 28 V, but it also allows the TPS7A4201 to regulate from a continuous high-voltage input rail. Unlike other regulators created using bipolar technology, the TPS7A4201 ground current is also constant over its output current range, resulting in increased efficiency and lower power consumption.

These features, combined with a high thermal performance MSOP-8 PowerPAD package, make this device ideal for industrial and telecom applications.

## 7.2 Functional Block Diagram



## 7.3 Feature Description

#### 7.3.1 Enable Pin Operation

The TPS7A4201 provides an enable pin (EN) feature that turns on the regulator when  $V_{EN} > 1.5 \text{ V}$ .

#### 7.3.2 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 170°C, allowing the device to cool. When the junction temperature cools to approximately 150°C, the output circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, limit junction temperature to a maximum of 125°C. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, trigger thermal protection at least 35°C above the maximum expected ambient condition of your particular application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS7A4201 device has been designed to protect against overload conditions. The protection circuitry was not intended to replace proper heatsinking. Continuously running the TPS7A4201 device into thermal shutdown degrades device reliability.



#### 7.4 Device Functional Modes

## 7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage is at least as high as V<sub>IN(min)</sub>.
- The input voltage is greater than the nominal output voltage added to the dropout voltage.
- The enable voltage has previously exceeded the enable rising threshold voltage and has not decreased below the enable falling threshold.
- The output current is less than the current limit.
- The device junction temperature is less than the maximum specified junction temperature.

## 7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode of operation, the output voltage is the same as the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass device (as a bipolar junction transistor, or BJT) is in saturation and no longer controls the current through the LDO. Line or load transients in dropout can result in large output voltage deviations.

#### 7.4.3 Disabled

The device is disabled under the following conditions:

- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold.
- The device junction temperature is greater than the thermal shutdown temperature.

Table 1 lists the conditions that lead to the different modes of operation.

**Table 1. Device Functional Mode Comparison** 

OPERATING MODE	PARAMETER							
OPERATING MODE	V <sub>IN</sub>	V <sub>EN</sub>	I <sub>OUT</sub>	$T_J$				
Normal mode	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	V <sub>EN</sub> > V <sub>EN_HI</sub>	$I_{OUT} < I_{LIM}$	T <sub>J</sub> < 125°C				
Dropout mode	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{EN} > V_{EN\_HI}$	_	T <sub>J</sub> < 125°C				
Disabled mode (any true condition disables the device)	_	V <sub>EN</sub> < V <sub>EN_LO</sub>	_	T <sub>J</sub> > 170°C				

## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

## 8.1.1 Adjustable Operation

The TPS7A4201 has an output voltage range of ~1.175 V to 26 V. The nominal output voltage of the device is set by two external resistors, as shown in Figure 12.




Figure 12. Adjustable Operation for Maximum AC Performance

 $R_1$  and  $R_2$  can be calculated for any output voltage range using the formula shown in Equation 1. To ensure stability under no-load conditions, this resistive network must provide a current greater than or equal to 10  $\mu$ A.

$$R_1 = R_2 \left( \frac{V_{OUT}}{V_{REF}} - 1 \right), \text{ where } \frac{V_{OUT}}{R_1 + R_2} \ge 10 \,\mu\text{A}$$
 (1)

If greater voltage accuracy is required, take into account the output voltage offset contributions because of the feedback pin current and use 0.1% tolerance resistors.

#### 8.1.2 Transient Voltage Protection

One of the primary applications of the TPS7A4201 is to provide transient voltage protection to sensitive circuitry that may be damaged in the presence of high-voltage spikes.

This transient voltage protection can be more cost-effective and compact compared to topologies that use a transient voltage suppression (TVS) block.



#### 8.2 Typical Application




Figure 13. Example Circuit to Maximize Transient Performance

## 8.2.1 Design Requirements

For this design example, use the following parameters listed in Table 2.

 PARAMETER
 VALUE

 V<sub>IN</sub>
 12 V

 V<sub>OUT</sub>
 5 V (ideal), 4.981 V (actual)

 I<sub>OUT</sub>
 28 mA

 Accuracy
 5 %

 R1, R2
 162 kΩ, 49.9 kΩ

**Table 2. Design Parameters** 

#### 8.2.2 Detailed Design Procedure

The maximum value of total feedback resistance can be calculated to be 500 k $\Omega$ . Equation 1 was used to calculate R1 and R2, and standard 1% resistors were selected to keep the accuracy within the 5% allocation. 10-uF ceramic input and output capacitors were selected, along with a 10-nF bypass capacitor for optimal AC performance.

#### 8.2.2.1 Capacitor Recommendations

Low equivalent series resistance (ESR) capacitors should be used for the input, output, and bypass capacitors. Ceramic capacitors with X7R and X5R dielectrics are preferred. These dielectrics offer more stable characteristics. Ceramic X7R capacitors offer improved over-temperature performance, while ceramic X5R capacitors are the most cost-effective and are available in higher values.

Note that high ESR capacitors may degrade PSRR.

#### 8.2.2.2 Input and Output Capacitor Requirements

The TPS7A4101 high voltage linear regulator achieves stability with a minimum output capacitance of 4.7  $\mu$ F and input capacitance of 1  $\mu$ F; however, it is highly recommended to use 10- $\mu$ F output and input capacitors to maximize ac performance.

## 8.2.2.3 Bypass Capacitor Requirements

Although a bypass capacitor ( $C_{BYP}$ ) is not needed to achieve stability, it is highly recommended to use a 10-nF bypass capacitor to maximize ac performance (including line transient, noise and PSRR).

#### 8.2.2.4 Maximum AC Performance

In order to maximize line transient, noise, and PSRR performance, it is recommended to include 10- $\mu$ F (or higher) input and output capacitors, and a 10-nF bypass capacitor; see Figure 12. The solution shown delivers minimum noise levels of 58  $\mu$ V<sub>RMS</sub> and power-supply rejection levels above 36 dB from 10 Hz to 10 MHz.

## 8.2.2.5 Transient Response

As with any regulator, increasing the size of the output capacitor reduces over/undershoot magnitude but increases duration of the transient response.



Note that the presence of the  $C_{BYP}$  capacitor may greatly improve the TPS7A4201 line transient response, as noted in Figure 1.

## 8.2.3 Application Curves




Figure 14. Load Transient Response

## 9 Power Supply Recommendations

The input supply for the LDO should not exceed its recommended operating conditions (7 V to 28 V). The input voltage should provide adequate headroom for the device to have a regulated output. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance. The input and output supplies should also be bypassed with 10-µF capacitors located near the input and output pins. There should be no other components located between these capacitors and the pins.



## 10 Layout

## 10.1 Layout Guidelines

## 10.1.1 Board Layout Recommendations to Improve PSRR and Noise Performance

To improve AC performance such as PSRR, output noise, and transient response, TI recommends designing the board with separate ground planes for IN and OUT, with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the output capacitor should connect directly to the GND pin of the device.

Equivalent series inductance (ESL) and ESR must be minimized to maximize performance and ensure stability. Every capacitor ( $C_{IN}$ ,  $C_{OUT}$ ,  $C_{BYP}$ ) must be placed as close as possible to the device and on the same side of the PCB as the regulator itself.

Do not place any of the capacitors on the opposite side of the PCB from where the regulator is installed. The use of vias and long traces is strongly discouraged because they may impact system performance negatively and even cause instability.

If possible, and to ensure the maximum performance denoted in this product data sheet, use the same layout pattern used for the TPS7A4201 evaluation board, available at www.ti.com.

## 10.2 Layout Example




Figure 15. Recommended Layout Example

#### 10.3 Thermal Considerations

Thermal protection disables the output when the junction temperature rises to approximately 170°C, allowing the device to cool. When the junction temperature cools to approximately 150°C, the output circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle ON and OFF. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.



## Thermal Considerations (continued)

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to a maximum of 125°C. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least 45°C above the maximum expected ambient condition of the particular application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS7A4201 has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TPS7A4201 device into thermal shutdown degrades device reliability.

## 10.4 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat dissipating layers also improves the heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation (P<sub>D</sub>) is equal to the product of the output current times the voltage drop across the output pass element, as shown in Equation 2:

$$P_{D} = (V_{IN} - V_{OUT}) I_{OUT}$$
 (2)

Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated



## 11 Device and Documentation Support

## 11.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.2 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

## 11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 11.4 Glossary

SLYZ022 — TI Glossarv.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2011-2015, Texas Instruments Incorporated



## PACKAGE OPTION ADDENDUM

6-Sep-2019

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS7A4201DGNR	ACTIVE	HVSSOP	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SBC	Samples
TPS7A4201DGNT	ACTIVE	HVSSOP	DGN	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SBC	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





6-Sep-2019

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 6-Sep-2019

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A4201DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS7A4201DGNT	HVSSOP	DGN	8	250	180.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1

www.ti.com 6-Sep-2019



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS7A4201DGNR	HVSSOP	DGN	8	2500	346.0	346.0	35.0	
TPS7A4201DGNT	HVSSOP	DGN	8	250	203.0	203.0	35.0	

DGN (S-PDSO-G8)

## PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-187 variation AA-T

#### PowerPAD is a trademark of Texas Instruments.



# DGN (S-PDSO-G8)


# PowerPAD™ PLASTIC SMALL OUTLINE

## THERMAL INFORMATION

This PowerPAD  $^{\text{M}}$  package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206323-3/I 12/11

NOTE: All linear dimensions are in millimeters



# DGN (R-PDSO-G8)

# PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated