



Order







TPS7A7001

SBVS134F - JANUARY 2012 - REVISED APRIL 2017

TPS7A7001 Very Low Input, Very Low Dropout, 2-Amp Regulator With Enable

1 Features

- Input Voltage as Low as 1.425 V
- 380 mV Dropout Maximum at 2 A
- Adjustable Output from 0.5 V
- Protections: Current Limit and Thermal Shutdown
- Enable Pin
- 1-µA Quiescent Current in Shutdown Mode
- Full Industrial Temperature Range
- Available in SO-8, Fully RoHS-Compliant Package

Applications 2

- **Telecom and Networking Cards**
- Motherboards and Peripheral Cards
- Industrial
- Wireless Infrastructure
- Set-Top Boxes
- Medical Equipment
- Notebook Computers
- **Battery-Powered Systems**

3 Description

The TPS7A7001 is a high-performance, positivevoltage, low-dropout (LDO) regulator designed for applications requiring very low input voltage and very low dropout voltage at up to 2 A. The device operates with a single input voltage as low as 1.425 V, and with an output voltage programmable to as low as 0.5 V. The output voltage can be set with an external resister divider.

The TPS7A7001 features ultra-low dropout, ideal for applications where V_{OUT} is very close to V_{IN}. Additionally, the TPS7A7001 has an enable pin for further reduced power dissipation while in shutdown mode. The TPS7A7001 provides excellent regulation over variations in line, load, and temperature.

The TPS7A7001 is available in an 8-pin SO PowerPAD[™] package.

Device Information⁽¹⁾

PART NUMBER	PACKAGE BODY SIZE (N			
TPS7A7001	SO PowerPAD (8)	3.90 mm × 4.89 mm		

(1) For all available packages, see the package option addendum at the end of the data sheet.






Table of Contents

1	Feat	ures	1
2	Арр	lications	1
3	Des	cription	1
4	Rev	ision History	2
5	Pin	Configuration and Functions	4
6	Spe	cifications	5
	6.1	Absolute Maximum Ratings	5
	6.2	ESD Ratings	5
	6.3	Recommended Operating Conditions	. 5
	6.4	Thermal Information	. 5
	6.5	Electrical Characteristics	6
	6.6	Typical Characteristics	. 7
7	Deta	ailed Description	8
	7.1	Overview	8
	7.2	Functional Block Diagram	. 8
	7.3	Feature Description	8
	7.4	Device Functional Modes	. 9
8	Арр	lication and Implementation	10

	8.2	Typical Application	11
9	Pow	er Supply Recommendations	12
10	Layo	out	12
	10.1	Layout Guidelines	12
	10.2	Layout Example	12
	10.3	Thermal Protection	13
	10.4	Power Dissipation	13
11	Devi	ce and Documentation Support	14
	11.1	Device Support	14
	11.2	Documentation Support	14
	11.3	Receiving Notification of Documentation Updates	14
	11.4	Community Resources	14
	11.5	Trademarks	14
	11.6	Electrostatic Discharge Caution	14
	11.7	Glossary	14
12		hanical, Packaging, and Orderable mation	14

8.1 Application Information..... 10

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision E (August 2015) to Revision F	Page
•	Changed "operating free-air" to "junction" in Absolute Maximum Ratings table condition line	5
•	Changed OUT pin max voltage from 7 to V _{IN} + 0.3 V or 7 V, whichever is smaller, in <i>Absolute Maximum Ratings</i> table (moved OUT from first row to second row)	5
•	Deleted T _A , ambient temperature range, from Recommended Operating Conditions table	5
•	Changed C_{OUT} max value from 47 μ F to 200 μ F in Recommended Operating Conditions table	5
•	Added note (2) to Recommended Operating Conditions table regarding COUT max value	5
•	Added feedforward capacitance to Recommended Operating Conditions table	5
•	Deleted redundant notes 2 to 7 in the <i>Thermal Information</i> table; all information from deleted notes available in application report shown in note (1)	5
•	Changed note (1) in <i>Electrical Characteristics</i> ; deleted initial reference to R ₁ and updated R ₂ resistor range	6
•	Changed Output Capacitor (OUT) section; reworded for clarity	10

Changes from Revision D (September 2013) to Revision E

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation
	section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
	Mechanical, Packaging, and Orderable Information section

Changes from Revision C (January 2013) to Revision D

Cł	Changes from Revision B (July 2012) to Revision C		
•	Deleted maximum value for Output Current Limit parameter in Electrical Characteristics table	6	



www.ti.com

Page

Page



Changes from Revision A (June 2012) to Revision B

Changes from Original (January 2012) to Revision A

Page


Page

•	Changed Adjustable Output feature bullet	1
•		
•	Changed Electrical Characteristics condition line	6
•	Changed Output Voltage Accuracy parameter in Electrical Characteristics	6
•	Changed test conditions for Dropout Voltage parameter in Electrical Characteristics	6
•	Changed note (1) in Electrical Characteristics	6
•	Added new note (4) to Electrical Characteristics	6

TEXAS INSTRUMENTS

www.ti.com

5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
EN	2	I	Enable input. Pulling this pin below 0.5 V turns the regulator off. Connect to $\rm V_{IN}$ if not being used.	
FB	7	I	This pin is the output voltage feedback input through voltage dividers. See the Table 2 for more details.	
GND	8	_	Ground pin	
IN	3	I	Unregulated supply voltage pin. It is recommended to connect an input capacitor to this pin.	
NC	1, 4, 5	_	Not internally connected. The NC pins are not connected to any electrical node. It is recommended to connect the NC pins to large-area planes.	
OUT 6 O		0	Regulated output pin. A 4.7- μ F or larger capacitor of any type is required for stability.	
PowerPAD			TI strongly recommends connecting the thermal pad to a large-area ground plane. If an electrically floating, dedicated thermal plane is available, the thermal pad can also be connected to it.	



6 Specifications

6.1 Absolute Maximum Ratings

over junction temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT	
Valtaga	IN	-0.3	7	V	
Voltage	EN, FB, OUT	-0.3	$V_{IN} + 0.3^{(2)}$	V	
Current	OUT		Internally limited	А	
Tama anatuna	Operating virtual junction, T _J	-55	150	°C	
Temperature	Storage, T _{stg}	-55	150		

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The absolute maximum rating is V_{IN} + 0.3 V or 7.0 V, whichever is smaller.

6.2 ESD Ratings

			VALUE	UNIT
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{IN}	Input voltage	1.425		6.5	V
V _{EN}	Enable pin voltage	0		V _{IN}	V
C _{IN}	Input capacitor	1		10	μF
C _{OUT}	Output capacitor ⁽¹⁾⁽²⁾	4.7	10	200	μF
C _{FB}	Feedforward capacitance	0		100	nF
I _{OUT}	Output current	0		2	А
TJ	Junction temperature	-40		125	°C

(1) See Figure 1 and Figure 2 for additional output capacitor ESR requirements.

(2) For output capacitors larger than 47 µF, a feedforward capacitor of at least 220 pF must be used.

6.4 Thermal Information

		TPS7A7001		
	THERMAL METRIC ⁽¹⁾	DDA (SO PowerPAD)	UNIT	
		8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	46.4	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	54.2	°C/W	
R_{\thetaJB}	Junction-to-board thermal resistance	29.9	°C/W	
ΨJT	Junction-to-top characterization parameter	10.2	°C/W	
Ψјв	Junction-to-board characterization parameter	29.8	°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	6.8	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

TPS7A7001

SBVS134F-JANUARY 2012-REVISED APRIL 2017

www.ti.com

6.5 Electrical Characteristics

Over the full operating temperature range (see *Recommended Operating Conditions*), $V_{EN} = 1.1 \text{ V}$, $V_{FB} = V_{OUT}^{(1)}$, 1.425 V $\leq V_{IN} \leq 6.5 \text{ V}$, 10 $\mu A \leq I_{OUT} \leq 2 \text{ A}$, $C_{OUT} = 10 \mu F$ (unless otherwise noted). Typical values are at $T_J = 25^{\circ}C$.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT VO	LTAGE					
I _{GND}	GND pin current (small)	mall) $V_{IN} = 3.3 V,$ 50- Ω load resistor between OUT and GND				mA
0112	GND pin current (shutdown)	V _{IN} = 6.5 V, V _{EN} = 0 V			5	μA
OUTPUT V	/OLTAGE					
		$V_{IN} = V_{OUT} + 0.5 V^{(4)}, I_{OUT} = 10 \text{ mA}$	-2%		2%	
V _{OUT}	Output voltage accuracy ⁽²⁾⁽³⁾	$V_{IN} = 1.8 \text{ V}, \text{ I}_{OUT} = 0.8 \text{ A}, 0^{\circ}\text{C} \le \text{T}_{J} = \text{T}_{A} \le +85^{\circ}\text{C}$	-2%		2%	
		I _{OUT} = 10 mA	-3%		3%	
$\Delta V_{O(\Delta VI)}$	Line regulation	I _{OUT} = 10 mA		0.2	0.4	%/V
$\Delta V_{O(\Delta IO)}$	Load regulation ⁽³⁾	$10 \text{ mA} \le I_{\text{OUT}} \le 2 \text{ A}$		0.25	0.75	%/A
		I _{OUT} = 1.0 A, 0.5 V ≤ V _{OUT} ≤ 5.0 V			200	
V _{DO} D	Dropout voltage (5)	$I_{OUT} = 1.5 \text{ A}, 0.5 \text{ V} \le \text{V}_{OUT} \le 5.0 \text{ V}$			300	mV
		$I_{OUT} = 2.0 \text{ A}, 0.5 \text{ V} \le \text{V}_{OUT} \le 5.0 \text{ V}$			380	
I _{LIM}	Output current limit	$V_{IN} = 1.425 \text{ V}, V_{OUT} = 0.9 \times V_{OUT(NOM)}$	2.1			А
FEEDBAC	к					
V _{REF}	Reference voltage accuracy	V_{IN} = 3.3 V, V_{FB} = V_{OUT} , I_{OUT} = 10 mA	0.490	0.500	0.510	V
I _{FB}	FB pin current	V _{FB} = 0.5 V			1	μA
ENABLE						
I _{EN}	EN pin current	V _{EN} = 0 V, V _{IN} = 3.3 V			0.2	μA
VIL _{EN}	EN pin input low (disable)	V _{IN} = 3.3 V	0		0.5	V
VIH _{EN}	EN pin input high (enable)	V _{IN} = 3.3 V	1.1		V _{IN}	V
TEMPERA	TURE					
-		Shutdown, temperature increasing		160		°C
T _{SD}	Thermal shutdown temperature	Reset, temperature decreasing		140		°C
		l ·				

When setting V_{OUT} to a value other than 0.5 V, connect R₂ to the FB pin using $27 \cdot k\Omega \le R_2 \le 33 \cdot k\Omega$ resistors. See Functional Block (1) Diagram for details of R_1 and R_2 .

(2)

Accuracy does not include error on feedback resistors R₁ and R₂. TPS7A7001 is not tested at $V_{OUT} = 0.5$ V, 2.3 V $\leq V_{IN} \leq 6.5$ V, and 500 mA $\leq I_{OUT} \leq 2$ A because the power dissipation is higher than (3) the maximum rating of the package. Also, this accuracy specification does not apply to any application condition that exceeds the power dissipation limit of the package.


(4) $V_{IN} = V_{OUT} + 0.5 \text{ V or } 1.425 \text{ V}$, whichever is greater. (5) $V_{DO} = V_{IN} - V_{OUT}$ with $V_{FB} = \text{GND}$ configuration.





6.6 Typical Characteristics

for all fixed voltage versions and an adjustable version at $T_J = 25^{\circ}$ C, $V_{EN} = V_{IN}$, $C_{IN} = 10 \ \mu$ F, $C_{OUT} = 10 \ \mu$ F, and using the component values in Table 2 (unless otherwise noted)



TPS7A7001 SBVS134F – JANUARY 2012 – REVISED APRIL 2017




7 Detailed Description

7.1 Overview

The TPS7A7001 offers a high current supply with very low dropout voltage. The TPS7A7001 is designed to minimize the required component count for a simple, small-size, and low-cost solution.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Enable (EN)

The enable pin (EN) is an active high logic input. When it is logic low, the device turns off and its consumption current is less than 1 μ A. When it is logic high, the device turns on. The EN pin is required to be connected to a logic high or logic low level.

When the enable function is not required, connect EN to VIN.

7.3.2 Internal Current Limit

The TPS7A7001 internal current limit helps protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of output voltage. For reliable operation, the device should not be operated in a current limit state for extended periods of time.

Powering on the device with the enable pin, or increasing the input voltage above the minimum operating voltage while a low-impedance short exists on the output of the device, may result in a sequence of high-current pulses from the input to the output of the device. The energy consumed by the device is minimal during these events; therefore, there is no failure risk. Additional input capacitance helps to mitigate the load transient requirement of the upstream supply during these events.

7.4 Device Functional Modes

Table 1 provides a quick comparison between the normal, dropout, and disabled modes of operation.

		PARAI	METER	
OPERATING MODE	V _{IN}	EN	І _{оит}	TJ
Normal	$V_{IN} > V_{OUT(nom)} + V_{DO}$	$V_{EN} > V_{EN(HI)}$	I _{OUT} < I _{CL}	$T_J < T_{SD}$
Dropout	$V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{EN} > V_{EN(HI)}$	I _{OUT} < I _{CL}	$T_J < T_{SD}$
Disabled	—	$V_{EN} < V_{EN(LO)}$	—	$T_J > T_{SD}$

Table 1. Device Functional Mode Comparison

7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage is greater than the nominal output voltage plus the dropout voltage (V_{OUT(nom)} + V_{DO}).
- The enable voltage has previously exceeded the enable rising threshold voltage and not yet decreased below the enable falling threshold.
- The output current is less than the current limit ($I_{OUT} < I_{CL}$).
- The device junction temperature is less than the thermal shutdown temperature (T_J < T_{SD}).

7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass device is in a triode state and no longer controls the current through the LDO. Line or load transients in dropout can result in large output-voltage deviations.

(1)

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Input Capacitor (IN)

Although an input capacitor is not required for stability, it is recommended to connect a 1-µF to 10-µF low equivalent series resistance (ESR) capacitor across IN and GND near the device.

8.1.2 Output Capacitor (OUT)

The TPS7A7001 is stable with standard ceramic capacitors with capacitance values from 4.7 μ F to 47 μ F without a feedforward capacitor. For output capacitors from 47 μ F to 200 μ F, a feedforward capacitor of at least 220 pF must be used. The TPS7A7001 is evaluated using an X5R-type, 10- μ F ceramic capacitor. X5R- and X7R-type capacitors are recommended because of minimal variation in value and ESR over temperature. Maximum ESR must be less than 1 Ω .

As with any regulator, increasing the size of the output capacitor reduces overshoot and undershoot magnitude, but increases duration of the transient response.

8.1.3 Feedback Resistors (FB)

The voltage on the FB pin sets the output voltage and is determined by the values of R_1 and R_2 . The values of R_1 and R_2 can be calculated for any voltage using the formula given in Equation 1:

$$V_{OUT} = 0.5 \times \left(1 + \frac{R_1}{R_2}\right)$$

Table 2 shows the recommended resistor values for the best performance of the TPS7A7001. If the values in Table 2 are not used, keep the value of R2 between 27 k Ω and 33 k Ω . In Table 2, E96 series resistors are used. For the actual design, pay attention to any resistor error factors.

Table 2. Sample Resistor Values for Common Output Voltages

V _{OUT}	R ₁	R ₂
1.0 V	30.1 kΩ	30.1 kΩ
1.2 V	42.2 kΩ	30.1 kΩ
1.5 V	60.4 kΩ	30.1 kΩ
1.8 V	78.7 kΩ	30.1 kΩ
2.5 V	121 kΩ	30.1 kΩ
3.0 V	150 kΩ	30.1 kΩ
3.3 V	169 kΩ	30.1 kΩ
5.0 V	274 kΩ	30.1 kΩ





8.2 Typical Application




Figure 6. Typical Application

8.2.1 Design Requirements

Table 3 lists the design parameters.

PARAMETER	DESIGN REQUIREMENT
Input voltage	3.3 V
Output voltage	2.5 V
Maximum output current	1.2 A


Table 3. Design Parameters

8.2.2 Detailed Design Procedure

Select the desired device based on the output voltage.

Provide an input supply with adequate headroom to account for dropout and output current to account for the GND terminal current, and power the load.

8.2.3 Application Curve






Figure 7. Power-Supply Ripple Rejection vs Frequency



9 Power Supply Recommendations

These devices are designed to operate from an input voltage supply range between 1.425 V and 6.5 V. The input voltage range provides adequate headroom in order for the device to have a regulated output. This input supply is well regulated and stable. If the input supply is noisy, additional input capacitors with low ESR help improve the output noise performance.

10 Layout

10.1 Layout Guidelines

10.1.1 Board Layout Recommendation to Improve PSRR and Noise Performance

To improve ac measurements like PSRR, output noise, and transient response, use the board design shown in the layout example of Figure 8.

10.2 Layout Example




Figure 8. Layout Example



10.3 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the

The internal protection circuitry of the TPS7A7001 is designed to protect against overload conditions. The protection circuitry is not intended to replace proper heat sinking. Continuously running the TPS7A7001 into thermal shutdown degrades device reliability.

device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is re-enabled.

10.4 Power Dissipation

Power dissipation (P_D) of the device depends on the input voltage and load conditions and is calculated using Equation 2:

$$\mathsf{P}_{\mathsf{D}} = \left(\mathsf{V}_{\mathsf{IN}} - \mathsf{V}_{\mathsf{OUT}}\right) \times \mathsf{I}_{\mathsf{OUT}}$$

(2)

TPS7A7001

SBVS134F - JANUARY 2012 - REVISED APRIL 2017

In order to minimize power dissipation and achieve greater efficiency, use the lowest possible input voltage necessary to achieve the required output voltage regulation

On the SO (DDA) package, the primary conduction path for heat is through the exposed pad to the printed circuit board (PCB). The pad can be connected to ground or left floating; however, attach the pad to an appropriate amount of copper PCB area to prevent the device from overheating. The maximum junction-to-ambient thermal resistance depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device, and is calculated using Equation 3:

$$\mathsf{R}_{\theta \mathsf{J}\mathsf{A}} = \left(\frac{+125^{\circ}\mathsf{C} - \mathsf{T}_{\mathsf{A}}}{\mathsf{P}_{\mathsf{D}}}\right)$$

(3)

TEXAS INSTRUMENTS

www.ti.com

11 Device and Documentation Support

11.1 Device Support

11.1.1 Device Nomenclature

PRODUCT ⁽¹⁾	DESCRIPTION
TPS7A7001 yyyz	YYY is package designator. Z is package quantity.

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation, see the following:

- A Topical Index of TI LDO Application Notes
- Semiconductor and IC Package Thermal Metrics

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



9-Jan-2017

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7A7001DDA	ACTIVE	SO PowerPAD	DDA	8	75	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	QVH	Samples
TPS7A7001DDAR	ACTIVE	SO PowerPAD	DDA	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	QVH	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

9-Jan-2017

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
-----------------------------	--

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A7001DDAR	SO Power PAD	DDA	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

9-Jan-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A7001DDAR	SO PowerPAD	DDA	8	2500	366.0	364.0	50.0

GENERIC PACKAGE VIEW

DDA 8

PowerPAD[™] SOIC - 1.7 mm max height PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



DDA (R-PDSO-G8)

PowerPAD ™ PLASTIC SMALL-OUTLINE



- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.



DDA (R-PDSO-G8)

PowerPAD[™] PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD^{\mathbb{N}} package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206322-6/L 05/12

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



DDA (R-PDSO-G8)

PowerPAD[™] PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads. PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated