
SLVS178B - DECEMBER 1998 - REVISED MAY 2001

- 100-mA Low-Dropout Regulator
- Fixed Output Voltage Options: 5 V, 3.8 V, 3.3 V, 3.2 V, and 3 V
- Dropout Typically 170 mV at 100-mA
- Thermal Protection
- Less Than 1 μA Quiescent Current in Shutdown
- -40°C to 125°C Operating Junction Temperature Range
- 5-Pin SOT-23 (DBV) Package
- ESD Protection Verified to 1.5 KV Human Body Model (HBM) per MIL-STD-883C



#### description

The TPS761xx is a 100 mA, low dropout (LDO) voltage regulator designed specifically for battery-powered applications. A proprietary BiCMOS fabrication process allows the TPS761xx to provide outstanding performance in all specifications critical to battery-powered operation.

The TPS761xx is available in a space-saving SOT-23 (DBV) package and operates over a junction temperature range of -40°C to 125°C.


Тj	VOLTAGE	PACKAGE	PART N	UMBER	SYMBOL					
	3 V		TPS76130DBVR <sup>†</sup>	TPS76130DBVT <sup>‡</sup>	PAEI					
	3.2 V		TPS76132DBVR <sup>†</sup>	TPS76132DBVT <sup>‡</sup>	PAFI					
-40°C to 125°C	3.3 V	SOT-23 (DBV)	TPS76133DBVR <sup>†</sup>	TPS76133DBVT <sup>‡</sup>	PAII					
	3.8 V		TPS76138DBVR <sup>†</sup>	TPS76138DBVT <sup>‡</sup>	PAKI					
	5 V		TPS76150DBVR <sup>†</sup>	TPS76150DBVT <sup>‡</sup>	PALI					

#### **AVAILABLE OPTIONS**

<sup>†</sup> The DBVR passive indicates tape and reel of 3000 parts.

<sup>‡</sup> The DBVT passive indicates tape and reel of 250 parts.

### functional block diagram



§ Current sense



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001, Texas Instruments Incorporated

SLVS178B - DECEMBER 1998 - REVISED MAY 2001

### **Terminal Functions**

TERM	TERMINAL I/O		DESCRIPTION							
NAME	NO.	1/0	DESCRIPTION							
EN	3	I	Enable input							
GND	2		Ground							
IN	1	I	Input voltage							
NC	4		No connection							
OUT	5	0	Regulated output voltage							

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Input voltage range, V <sub>I</sub> (see Note 1)	–0.3 V to 16 V
Voltage range at EN	
Peak output current	internally limited
Continuous total dissipation	See Dissipation Rating Table
Operating junction temperature range, T <sub>1</sub>	–40°C to 150°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C
ESD rating, HBM	1.5 kV

 <sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
 NOTE 1: All voltages are with respect to device GND pin.

#### DISSIPATION RATING TABLE

BOARD	PACKAGE	$R_{\theta}$ JC	$R_{\theta JA}$	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> ≤ 25°C POWER RATING	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	
Low K‡	DBV	65.8 °C/W	259 °C/W	3.9 mW/°C	386 mW	212 mW	154 mW	
High K§	DBV	65.8 °C/W	180 °C/W	5.6 mW/°C	555 mW	305 mW	222 mW	

<sup>‡</sup> The JEDEC Low K (1s) board design used to derive this data was a 3 inch x 3 inch, two layer board with 2 ounce copper traces on top of the board.
§ The JEDEC High K (2s2p) board design used to derive this data was a 3 inch x 3 inch, multilayer board with 1 ounce internal power and ground planes and 2 ounce copper traces on top and bottom of the board.

#### recommended operating conditions

		MIN	NOM MAX	UNIT
	TPS76130	3.35	16	
	TPS76132	3.58	16	
Input voltage, VI	TPS76133	3.68	16	V
	TPS76138	4.18	16	
	TPS76150	5.38	16	
Continuous output current, I	C	0	100	mA
Operating junction temperate	ure, TJ	-40	125	°C



SLVS178B - DECEMBER 1998 - REVISED MAY 2001

PARAMETER			TEST CO	MIN	TYP	MAX	UNIT		
			T <sub>J</sub> = 25°C		2.96	3	3.04		
		TPS76130	T <sub>J</sub> = 25°C, 1 mA < I <sub>O</sub> < 100 mA		2.9		3.04	V	
			1 mA < I <sub>O</sub> < 100 mA		2.89		3.07		
			T <sub>J</sub> = 25°C			3.2	3.24		
		TPS76132	T <sub>J</sub> = 25°C, 1 mA < I <sub>O</sub> < 100 mA		3.11		3.24	V	
			1 mA < I <sub>O</sub> < 100 mA		3.08		3.3		
			TJ = 25°C		3.26	3.3	3.34		
Vo	Output voltage	TPS76133	TJ = 25°C,	1 mA < IO < 100 mA	3.21		3.34	V	
			1 mA < I <sub>O</sub> < 100 mA		3.18		3.4		
			T <sub>J</sub> = 25°C		3.76	3.8	3.84		
		TPS76138	TJ = 25°C,	1 mA < IO < 100 mA	3.71		3.84	V	
			1 mA < I <sub>O</sub> < 100 mA	3.68		3.9			
		TPS76150	TJ = 25°C			5	5.05		
			TJ = 25°C,	1 mA < IO < 100 mA	4.88		5.05	5.05 V	
			1 mA < I <sub>O</sub> < 100 mA		4.86		5.1		
II(standby)	Standby current		EN = 0 V				1	μA	
			I <sub>O</sub> = 0 mA,	TJ = 25°C		90	115		
			I <sub>O</sub> = 0 mA				130		
			I <sub>O</sub> = 1 mA,	T <sub>J</sub> = 25°C		100	130		
			I <sub>O</sub> = 1 mA				170	70	
	Quieseent current (C		I <sub>O</sub> = 10 mA,	TJ = 25°C		190	220		
	Quiescent current (G	SND current)	I <sub>O</sub> = 10 mA				260	μA	
			IO = 50 mA,	TJ = 25°C		850	1100		
			I <sub>O</sub> = 50 mA				1200		
			I <sub>O</sub> = 100 mA,	$T_J = 25^{\circ}C$		2600	3600		
			I <sub>O</sub> = 100 mA				4000		
		TPS76130	4 V < V <sub>I</sub> < 16,	I <sub>O</sub> = 1 mA		3	10		
		TPS76132	4.2 V < V <sub>I</sub> < 16,	I <sub>O</sub> = 1 mA		3	10		
	Input regulation	TPS76133	4.3 V < V <sub>I</sub> < 16,	I <sub>O</sub> = 1 mA		3	10	0 mV	
		TPS76138	4.8 V < V <sub>I</sub> < 16,	I <sub>O</sub> = 1 mA		3	10		
		TPS76150	6 V < V <sub>I</sub> < 16	I <sub>O</sub> = 1 mA		3	10		
V <sub>n</sub>	Output noise voltage		BW = 300 Hz to 50 kHz	C <sub>0</sub> = 10 μF, T <sub>J</sub> = 25°C		190		μVrm	
	Ripple rejection		$f = 1 \text{ kHz},  C_0 = 10 \ \mu\text{F},$	Тј = 25°С		63		dB	

## electrical characteristics over recommended operating free-air temperature range, $V_I = V_{O(typ)} + 1 V$ , $I_O = 1 mA$ , EN = $V_I$ , $C_o = 4.7 \mu F$ (unless otherwise noted)



SLVS178B - DECEMBER 1998 - REVISED MAY 2001

## electrical characteristics over recommended operating free-air temperature range, $V_I = V_{O(typ)} + 1 V$ , $I_O = 1 mA$ , $EN = V_I$ , $C_o = 4.7 \mu F$ (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT	
	$I_{O} = 0 \text{ mA}, \qquad T_{J} = 25^{\circ}\text{C}$	1	3		
	I <sub>O</sub> = 0 mA		5		
	$I_{O} = 1 \text{ mA}, \qquad T_{J} = 25^{\circ}\text{C}$	7	10		
Dropout voltage	I <sub>O</sub> = 1 mA		15		
	$I_{O} = 10 \text{ mA},   T_{J} = 25^{\circ}C$	40	60		
	I <sub>O</sub> = 10 mA		90	mV	
	$I_{O} = 50 \text{ mA}, \qquad T_{J} = 25^{\circ}C$	120	150	150	
	I <sub>O</sub> = 50 mA		180		
	$I_{O} = 100 \text{ mA}, \qquad T_{J} = 25^{\circ}\text{C}$	170	240		
	I <sub>O</sub> = 100 mA		280		
Peak output current/current limit		100 125	135	mA	
High level enable input		2		V	
Low level enable input			0.8	V	
	EN = 0 V	-1 0	1	A	
II Input current (EN)	$EN = V_{I}$	2.5	5	μA	


## **TYPICAL CHARACTERISTICS**

### **Table of Graphs**

			FIGURE
Va	Output voltage	vs Output current	1, 2, 3
0 ∿0	Oulput voltage	vs Free-air temperature	4, 5, 6
	Ground current	vs Free-air temperature	7, 8, 9
	Output noise	vs Frequency	10
Zo	Output impedance	vs Frequency	11
VDO	Dropout voltage	vs Free-air temperature	12
	Line transient response		13, 15
	Load transient response		14, 16




SLVS178B - DECEMBER 1998 - REVISED MAY 2001






SLVS178B - DECEMBER 1998 - REVISED MAY 2001






SLVS178B - DECEMBER 1998 - REVISED MAY 2001





SLVS178B - DECEMBER 1998 - REVISED MAY 2001





SLVS178B - DECEMBER 1998 - REVISED MAY 2001

## **APPLICATION INFORMATION**




Figure 17. TPS761xx Typical Application

#### over current protection

The over current protection circuit forces the TPS761xx into a constant current output mode when the load is excessive or the output is shorted to ground. Normal operation resumes when the fault condition is removed.

NOTE:

An overload or short circuit may also activate the over temperature protection if the fault condition persists.

#### over temperature protection

The thermal protection system shuts the TPS761xx down when the junction temperature exceeds 160°C. The device recovers and operates normally when the temperature drops below 150°C.

#### input capacitor

A 1- $\mu$ F or larger ceramic decoupling capacitor with short leads connected between IN and GND is recommended. The decoupling capacitor may be omitted if there is a 1  $\mu$ F or larger electrolytic capacitor connected between IN and GND and located reasonably close to the TPS761xx. However, the small ceramic device is desirable even when the larger capacitor is present, if there is a lot of high frequency noise present in the system.

### output capacitor

Like all low dropout regulators, the TPS761xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance value is 4.7  $\mu$ F and the ESR (equivalent series resistance) must be between 0.1  $\Omega$  and 10  $\Omega$ . Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described above. Most of the commercially available 4.7- $\mu$ F surface-mount solid-tantalum capacitors, including devices from Sprague, Kemet, and Nichicon, meet the ESR requirements stated above. Multilayer ceramic capacitors should have minimum values of 4.7  $\mu$ F over the full operating temperature range of the equipment.

#### enable (EN)

A logic zero on the enable input shuts the TPS761xx off and reduces the supply current to less than 1  $\mu$ A. Pulling the enable input high causes normal operation to resume. If the enable feature is not used, EN should be connected to IN to keep the regulator on all of the time. The EN input must not be left floating.

#### reverse current path

The power transistor used in the TPS761xx has an inherent diode connected between IN and OUT as shown in the functional block diagram. This diode conducts current from the OUT terminal to the IN terminal whenever IN is lower than OUT by a diode drop. This condition does not damage the TPS761xx provided the current is limited to 150 mA.





24-Aug-2018

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS76130DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PAEI	Samples
TPS76130DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PAEI	Samples
TPS76132DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PAFI	Samples
TPS76132DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PAFI	Samples
TPS76133DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PAII	Samples
TPS76133DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PAII	Samples
TPS76138DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	ΡΑΚΙ	Samples
TPS76138DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	ΡΑΚΙ	Samples
TPS76150DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PALI	Samples
TPS76150DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PALI	Samples
TPS76150DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PALI	Samples
TPS76150DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PALI	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.



# PACKAGE OPTION ADDENDUM

24-Aug-2018

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nomina	I											
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS76130DBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS76130DBVT	SOT-23	DBV	5	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS76132DBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS76132DBVT	SOT-23	DBV	5	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS76133DBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS76133DBVT	SOT-23	DBV	5	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS76138DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS76138DBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS76150DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS76150DBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

Texas Instruments

www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Jul-2018



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS76130DBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS76130DBVT	SOT-23	DBV	5	250	182.0	182.0	20.0
TPS76132DBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS76132DBVT	SOT-23	DBV	5	250	182.0	182.0	20.0
TPS76133DBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS76133DBVT	SOT-23	DBV	5	250	182.0	182.0	20.0
TPS76138DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS76138DBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TPS76150DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS76150DBVT	SOT-23	DBV	5	250	210.0	185.0	35.0

# **DBV0005A**



# **PACKAGE OUTLINE**

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.



# DBV0005A

# **EXAMPLE BOARD LAYOUT**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DBV0005A

# **EXAMPLE STENCIL DESIGN**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated