LM2937 2.5-V and 3.3-V 400-mA and 500-mA Voltage Regulators

1 Features

- Operating Input Voltage Range : 4.75 V to 26 V
- Fully Specified for Operation Over −40°C to 125°C
- Output Current in Excess of 500 mA (400 mA for SOT-223 package)
- Output Trimmed for 5% Tolerance Under All Operating Conditions
- Wide Output Capacitor ESR Range, 0.01 Ω up to 5 Ω
- Internal Short Circuit and Thermal Overload Protection
- Reverse Battery Input Protection
- 60-V Input Transient Protection

2 Applications

- Automotive
- Industrial Control
- Point-of-Load Regulation

Simplified Schematic



* Required if the regulator is located more than 3 inches from the power supply filter capacitors.

** Required for stability. C_{OUT} must be at least 10 µF (over full expected operating temperature range) and located as close as possible to the regulator. The equivalent series resistance, ESR, of this capacitor may be as high as 3 Ω.

3 Description

The LM2937-2.5 and LM2937-3.3 are positive voltage regulators capable of supplying up to 500 mA of load current. Both regulators are ideal for converting a common 5-V logic supply, or higher input supply voltage, to the lower 2.5-V and 3.3-V supplies to power very-large-scale integrations (VLSI) ASICs and microcontrollers. Special circuitry has been incorporated to minimize the quiescent current to typically only 10 mA with a full 500-mA load current when the input to output voltage differential is greater than 5 V.

The LM2937 requires an output bypass capacitor for stability. As with most regulators utilizing a PNP pass transistor, the ESR of this capacitor remains a critical design parameter, but the LM2937-2.5 and LM2937-3.3 include special compensation circuitry that relaxes ESR requirements. The LM2937 is stable for all ESR ratings less than 5 Ω. This allows the use of low ESR chip capacitors.

The regulators are also suited for automotive applications, with built in protection from reverse battery connections, two-battery jumps and up to +60 V/−50 V load dump transients. Familiar regulator features such as short circuit and thermal shutdown protection are also built in.

Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LM2937	TO-220 (3)	14.986 mm x 10.66 mm
	SOT (4)	6.50 mm x 3.5 mm
	TO-263 (3)	0.18 mm x 8.41 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents

1 Features ... 1
2 Applications ... 1
3 Description ... 1
4 Revision History ... 2
5 Pin Configuration and Functions ... 3
6 Specifications ... 4
6.1 Absolute Maximum Ratings ... 4
6.2 Handling Ratings ... 4
6.3 Recommended Operating Conditions ... 4
6.4 Thermal Information ... 4
6.5 Electrical Characteristics ... 5
6.6 Typical Characteristics ... 6
7 Detailed Description ... 9
7.1 Overview ... 9
7.2 Functional Block Diagram ... 9
7.3 Feature Description ... 9
7.4 Device Functional Modes ... 10
8 Application and Implementation ... 11
8.1 Application Information ... 11
8.2 Typical Application ... 11
9 Power Supply Recommendations ... 13
10 Layout ... 14
10.1 Layout Guidelines ... 14
10.2 Layout Example ... 14
10.3 Heatsinking ... 14
10.4 SOT-223 Soldering Recommendations ... 17
11 Device and Documentation Support ... 18
11.1 Related Links ... 18
11.2 Trademarks ... 18
11.3 Electrostatic Discharge Caution ... 18
11.4 Glossary ... 18
12 Mechanical, Packaging, and Orderable Information ... 18

4 Revision History

Changes from Revision E (April 2013) to Revision F **Page**

- Added *Device Information* and *Handling Rating* tables, *Feature Description*, *Device Functional Modes*, *Application and Implementation*, *Power Supply Recommendations*, *Layout*, *Device and Documentation Support*, and *Mechanical, Packaging, and Orderable Information* sections; updated *Thermal Information*; moved some curves to *Application Curves* section ... 1

Copyright © 1998–2014, Texas Instruments Incorporated

5 Pin Configuration and Functions

3 Pins
TO-220 (NDE)
Front View



4 Pins
SOT-223 (DCY)
Top View



3 Pins
DDPAK/TO-263 (KTT)
Top View



Pin Functions

PIN				I/O	DESCRIPTION
NAME	NDE	KTT	DCY		
INPUT	1	1	1	I	Unregulated voltage input
GND	2	2	2	—	Ground
OUTPUT	3	3	3	O	Regulated voltage output. This pin requires an output capacitor to maintain stability. See the *Detailed Design Procedure* section for output capacitor details.
GND	TAB	TAB	4	—	Thermal and ground connection. Connect the TAB to a large copper area to remove heat from the device. The TAB is internally connected to device pin 2 (GND). Connect the TAB to GND or leave floating. Do not connect the TAB to any potential other than GND at device pin 2.

Copyright © 1998–2014, Texas Instruments Incorporated

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)(2)

		MIN	MAX	UNIT
Input voltage (V_{IN})	Continuous		26	V
	Transient (t ≤ 100 ms)		60	
Internal power dissipation(3)		Internally limited		

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
(3) The maximum allowable power dissipation at any ambient temperature is $P_{MAX} = (125°C - T_A)/R_{\theta JA}$, where 125°C is the maximum junction temperature for operation, T_A is the ambient temperature, and $R_{\theta JA}$ is the junction-to-ambient thermal resistance. If this dissipation is exceeded, the die temperature will rise above 125°C and the electrical specifications do not apply. If the die temperature rises above 150°C, the LM2937 will go into thermal shutdown.

6.2 Handling Ratings

			MIN	MAX	UNIT
T_{stg}	Storage temperature range		−65	150	°C
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins(1)	–2000	2000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	NOM	MAX	UNIT
Junction temperature (T_J) (2)	LM2937ET (NDE), LM2937ES (KTT)	−40		125	°C
	LM2937IMP (DCY)	−40		85	
Input voltage (V_{IN})		4.75		26	V

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The maximum allowable power dissipation at any ambient temperature is $P_{MAX} = (125°C - T_A)/R_{\theta JA}$, where 125°C is the maximum junction temperature for operation, T_A is the ambient temperature, and $R_{\theta JA}$ is the junction-to-ambient thermal resistance. If this dissipation is exceeded, the die temperature will rise above 125°C and the electrical specifications do not apply. If the die temperature rises above 150°C, the LM2937 will go into thermal shutdown.

6.4 Thermal Information

THERMAL METRIC(1)		LM2937			UNIT
		NDE(2)	KTT	DCY	
		3 PINS	3 PINS	4 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	77.9	41.8	58.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	35.5	43.5	39.2	
$R_{\theta JB}$	Junction-to-board thermal resistance	70.6	23.5	7.0	
ψ_{JT}	Junction-to-top characterization parameter	13	10.3	1.6	
ψ_{JB}	Junction-to-board characterization parameter	70.6	22.5	6.9	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	1	0.8	N/A	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.
(2) Thermal information for the TO-220 package is for a free-standing package vertically mounted in the middle of a PCB which is compliant to the JEDEC HIGH-K 2s2p (JESD51-7) specifications. No additional heat sink is attached. See *Heatsinking TO-220 Package Parts* section for more information.

Copyright © 1998–2014, Texas Instruments Incorporated

6.5 Electrical Characteristics

V_{IN} = V_{NOM} + 5 V, I_{OUTmax} = 500 mA for the TO-220 and DDPAK/TO-263 packages, I_{OUTmax} = 400 mA for the SOT-223 package, C_{OUT} = 10 µF unless otherwise indicated. All other specifications are for T_A = T_J = 25°C, unless otherwise specified in the Test Conditions.(1)

OUTPUT VOLTAGE (V_{OUT})		2.5 V			3.3 V			UNIT
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	
Output voltage	5 mA ≤ I_{OUT} ≤ I_{OUTmax}	2.42	2.5	2.56	3.20	3.3	3.40	V
	5 mA ≤ I_{OUT} ≤ I_{OUTmax} -40°C ≤ T_A ≤ 125°C	2.38		2.62	3.14		3.46	
Line regulation(2)	4.75 V ≤ V_{IN} ≤ 26 V, I_{OUT} = 5 mA		7.5			9.9		mV
	4.75 V ≤ V_{IN} ≤ 26 V, I_{OUT} = 5 mA -40°C ≤ T_A ≤ 125°C			25			33	
Load regulation	5 mA ≤ I_{OUT} ≤ I_{OUTmax}		2.5			3.3		mV
	5 mA ≤ I_{OUT} ≤ I_{OUTmax} -40°C ≤ T_A ≤ 125°C			25			33	
Quiescent current	7V ≤ V_{IN} ≤ 26 V, I_{OUT} = 5 mA		2			2		mA
	7V ≤ V_{IN} ≤ 26 V, I_{OUT} = 5 mA -40°C ≤ T_A ≤ 125°C			10			10	
	V_{IN} = (V_{OUT} + 5V), I_{OUT} = I_{OUTmax}		10			10		mA
	V_{IN} = (V_{OUT} + 5V), I_{OUT} = I_{OUTmax} -40°C ≤ T_A ≤ 125°C			20			20	
	V_{IN} = 5 V, I_{OUT} = I_{OUTmax}		66	100		66	100	mA
	V_{IN} = 5 V, I_{OUT} = I_{OUTmax} –40°C ≤ T_A ≤ 125°C			125			125	
Output noise voltage	10 Hz–100 kHz, I_{OUT} = 5 mA		75			99		µVrms
Long-term stability	1000 Hrs.		10			13.2		mV
Short-Circuit Current	–40°C ≤ T_A ≤ 125°C	0.6			0.6			A
			1			1		
Peak line-transient voltage	t_f < 100 ms, R_L = 100 Ω -40°C ≤ T_A ≤ 125°C	60			60			V
	t_f < 100 ms, R_L = 100 Ω		75			75		V
Maximum operational input voltage	–40°C ≤ T_A ≤ 125°C	26			26			V
Reverse DC input voltage	V_{OUT} ≥ −0.6 V, R_L = 100 Ω -40°C ≤ T_A ≤ 125°C	–15			–15			V
	V_{OUT} ≥ −0.6 V, R_L = 100 Ω		−30			−30		
Reverse transient input voltage	t_r < 1 ms, R_L = 100 Ω -40°C ≤ T_A ≤ 125°C	–50			50			V
	t_r < 1 ms, R_L = 100 Ω		−75			−75		

(1) Typicals are at T_J = 25°C and represent the most likely parametric norm.
(2) The minimum input voltage required for proper biasing of these regulators is 4.75 V. Below this level the outputs will fall out of regulation. This effect is not the normal dropout characteristic where the output falls out of regulation due to the PNP pass transistor entering saturation. If a value for worst case effective input to output dropout voltage is required in a specification, the values should be 2.37 V maximum for the LM2937-2.5 and 1.6 V maximum for the LM2937-3.3.

Copyright © 1998–2014, Texas Instruments Incorporated

6.6 Typical Characteristics



Figure 1. Output Voltage vs Temperature (2.5 V)



Figure 2. Output Voltage vs Temperature (3.3 V)



Figure 3. Quiescent Current vs Output Current (2.5 V)



Figure 4. Quiescent Current vs Output Current (3.3 V)



Figure 5. Quiescent Current vs Input Voltage (2.5 V)



Figure 6. Quiescent Current vs Input Voltage (3.3 V)

Copyright © 1998–2014, Texas Instruments Incorporated

Typical Characteristics (continued)



Figure 7. Line Transient Response



Figure 8. Load Transient Response



Figure 9. Ripple Rejection



Figure 10. Output Impedance



Figure 11. Low Voltage Behavior (2.5 V)



Figure 12. Low Voltage Behavior (3.3 V)

Copyright © 1998–2014, Texas Instruments Incorporated

Typical Characteristics (continued)



Figure 13. Output At Voltage Extremes



Figure 14. Output Capacitor ESR



Figure 15. Peak Output Current



Figure 16. Maximum Power Dissipation (TO-220)



Figure 17. Maximum Power Dissipation (DDPAK/TO-263) (1)

(1) The maximum allowable power dissipation at any ambient temperature is $P_{MAX} = (125°C - T_A)/R_{\theta JA}$, where 125°C is the maximum junction temperature for operation, T_A is the ambient temperature, and $R_{\theta JA}$ is the junction-to-ambient thermal resistance. If this dissipation is exceeded, the die temperature will rise above 125°C and the electrical specifications do not apply. If the die temperature rises above 150°C, the regulator will go into thermal shutdown. The junction-to-ambient thermal resistance $R_{\theta JA}$ is 65°C/W, for the TO-220 package, 73°C/W for the DDPAK/TO-263 package, and 174°C/W for the SOT-223 package. When used with a heatsink, $R_{\theta JA}$ is the sum of the device junction-to-case thermal resistance $R_{\theta JC}$ of 3°C/W and the heatsink case-to-ambient thermal resistance. If the DDPAK/TO-263 or SOT-223 packages are used, the thermal resistance can be reduced by increasing the P.C. board copper area thermally connected to the package (see *Heatsinking* for more information on heatsinking).

Copyright © 1998–2014, Texas Instruments Incorporated

7 Detailed Description

7.1 Overview

The LM2937 is a positive voltage regulator capable of supplying up to 500 mA of load current. The use of a PNP power transistor provides a low dropout voltage characteristic. With a load current of 500 mA the minimum input to output voltage differential required for the output to remain in regulation is typically 0.5 V (1 V ensured maximum over the full operating temperature range). Special circuitry has been incorporated to minimize the quiescent current to typically only 10 mA with a full 500-mA load current when the input to output voltage differential is greater than 3 V.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Thermal Shutdown (TSD)

The Thermal Shutdown circuitry of the LM2937 has been designed to protect the device against temporary thermal overload conditions. The TSD circuitry is not intended to replace proper heat-sinking. Continuously running the LM2937 device at thermal shutdown may degrade device reliability as the junction temperature will be exceeding the absolute maximum junction temperature rating.

7.3.2 Short Circuit Current Limit

The output current limiting circuitry of the LM2937 has been designed to limit the output current in cases where the load impedance is unusually low. This includes situations where the output may be shorted directly to ground. Continuous operation of the LM2937 at the current limit will typically result in the LM2937 transitioning into Thermal Shutdown mode.

7.3.3 Overvoltage Shutdown (OVSD)

Input voltages greater than typically 32 V will cause the LM2937 output to be disabled. When operating with the input voltage greater than the maximum recommended input voltage of 26 V the device performance is not ensured. Continuous operation with the input voltage greater than the maximum recommended input voltage is discouraged.

Copyright © 1998–2014, Texas Instruments Incorporated

7.4 Device Functional Modes

The LM2937 design does not include any undervoltage lock-out (UVLO), or enable functions. Generally, once the input voltage is greater than typically 3 V the output voltage will track the rising input voltage until the input voltage is greater than the regulated output voltage.. When the input voltage is greater than 4.75 V the LM2937 will be in linear operation, and the output voltage will be regulated Device dynamic performance is improved when the input voltage is at least 5 V greater than the regulated output voltage.

Copyright © 1998–2014, Texas Instruments Incorporated

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LM2937-3.3 and LM2937-2.5 are part of a specially modified series of LM2937 devices that brings the desirable attributes of the LM2937 high voltage family to lower output voltage regulators. These devices deliver the familiar LM2937 output regulation, current limit, and thermal protection in industry standard packages. The known performance level makes these devices an ideal choice as companion regulators when powering multiple rails from a common input supply. The LM2937 TO-220 and TO-263 packages are specified with an operating junction temperature (T_J) of –40°C to 125°C. The LM2937 SOT-23 package is specified with an operating junction temperature (T_J) of –40°C to 85°C.

8.2 Typical Application

Figure 18 shows the typical application circuit for the LM2937. The output capacitor, C_{OUT}, must have a capacitance value of at least 10 µF with an ESR of at least 10 mΩ, but no more than 3 Ω. The minimum capacitance value, and the ESR requirements apply across the entire expected operating ambient temperature range.



Figure 18. LM2937 Typical Application

*Required if the regulator is located more than 3 inches from the power-supply-filter capacitors.

**Required for stability. C_{OUT} must be at least 10 µF (over full expected operating temperature range) and located as close as possible to the regulator. The equivalent series resistance, ESR, of this capacitor may be as high as 3 Ω.

8.2.1 Design Requirements

For this design example, use the parameters listed in Table 1:

Table 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Output voltage	3.3 V
Input voltage	5 V to 8 V
Output current requirement	5 mA to $I_{OUT(MAX)}$ (see *Electrical Characteristics* for details)
Input capacitor value	0.1 µF
Output capacitor capacitance value	10 µF minimum
Output capacitor ESR value	0.01 Ω to 3 Ω

Copyright © 1998–2014, Texas Instruments Incorporated

8.2.2 Detailed Design Procedure

8.2.2.1 External Capacitors

The output capacitor is critical to maintaining regulator stability, and must meet the required conditions for both Equivalent Series Resistance (ESR) and minimum amount of capacitance.

Minimum Capacitance:

The minimum output capacitance required to maintain stability is 10 µF. (This value may be increased without limit.) Larger values of output capacitance will give improved transient response.

ESR Limits:

The ESR of the output capacitor will cause loop instability if it is too high or too low. The acceptable range of ESR plotted versus load current is shown in the graph below. ***It is essential that the output capacitor meet these requirements, or oscillations can result.***

8.2.2.2 Output Capacitor ESR



Figure 19. ESR Limits

It is important to note that for most capacitors, ESR is specified only at room temperature. However, the designer must ensure that the ESR will stay inside the limits shown over the entire operating temperature range for the design.

For aluminum electrolytic capacitors, ESR will increase by about 30X as the temperature is reduced from 25°C to −40°C. This type of capacitor is not well-suited for low temperature operation.

Solid tantalum capacitors have a more stable ESR over temperature, but are more expensive than aluminum electrolytics. A cost-effective approach sometimes used is to parallel an aluminum electrolytic with a solid Tantalum, with the total capacitance split about 75/25% with the Aluminum being the larger value.

If two capacitors are paralleled, the effective ESR is the parallel of the two individual values. The “flatter” ESR of the Tantalum will keep the effective ESR from rising as quickly at low temperatures.

Copyright © 1998–2014, Texas Instruments Incorporated

8.2.3 Application Curves



Figure 20. Output at Voltage Extremes



Figure 21. Dropout Voltage vs. Temperature

9 Power Supply Recommendations

This device is designed to operate from an input supply voltage from at least V_{OUT} + 1 V up to a maximum of 26 V. The input supply should be well regulated and free of spurious noise. To ensure that the LM2937 output voltage is well regulated the input supply should be at least V_{OUT} + 2 V. A capacitor at the INPUT pin may not be specifically required if the bulk input supply filter capacitors are within three inches of the INPUT pin, but adding one will not be detrimental to operation.

Copyright © 1998–2014, Texas Instruments Incorporated

10 Layout

10.1 Layout Guidelines

The dynamic performance of the LM2937 is dependent on the layout of the PCB. PCB layout practices that are adequate for typical LDOs may degrade the PSRR, noise, or transient performance of the LM2937. Best performance is achieved by placing C_{IN} and C_{OUT} on the same side of the PCB as the LM2937, and as close as is practical to the package. The ground connections for C_{IN} and C_{OUT} should be back to the LM2937 ground pin using as wide, and as short, of a copper trace as is practical.

Connections using long trace lengths, narrow trace widths, and/or connections through vias should be avoided as these will add parasitic inductances and resistances that will give inferior performance, especially during transient conditions

10.2 Layout Example



Figure 22. LM2937 SOT-223-4 Layout

10.3 Heatsinking

A heatsink may be required depending on the maximum power dissipation and maximum ambient temperature of the application. Under all possible operating conditions, the junction temperature must be within the range specified under *Absolute Maximum Ratings*.

To determine if a heatsink is required, the power dissipated by the regulator, P_D, must be calculated.

Figure 23 below shows the voltages and currents which are present in the circuit, as well as the formula for calculating the power dissipated in the regulator:



$I_{IN} = I_L + I_G$
$P_D = (V_{IN} - V_{OUT})\ I_L + (V_{IN})\ I_G$

Figure 23. Power Dissipation Diagram

Copyright © 1998–2014, Texas Instruments Incorporated

Heatsinking (continued)

The next parameter which must be calculated is the maximum allowable temperature rise, T_R (max). This is calculated by using the formula:

$$T_R\ (max) = T_J(max) - T_A\ (max)$$

where

- T_J (max) is the maximum allowable junction temperature, which is 125°C for the TO-220 and TO-263 packages and 85°C for the SOT-223 package.
- T_A (max) is the maximum ambient temperature which will be encountered in the application. (1)

Using the calculated values for T_R(max) and P_D, the maximum allowable value for the junction-to-ambient thermal resistance, $R_{\theta JA}$, can now be found:

$$R_{\theta JA} = T_R\ (max)/P_D \quad (2)$$

NOTE

IMPORTANT: If the maximum allowable value for $R_{\theta JA}$ is found to be ≥ 53°C/W for the TO-220 package, ≥ 80°C/W for the DDPAK/TO-263 package, or ≥ 174°C/W for the SOT-223 package, no heatsink is needed since the package alone will dissipate enough heat to satisfy these requirements.

If the calculated value for $R_{\theta JA}$ falls below these limits, a heatsink is required.

10.3.1 Heatsinking TO-220 Package Parts

The TO-220 can be attached to a typical heatsink, or secured to a copper plane on a PC board. If a copper plane is to be used, the values of $R_{\theta JA}$ will be the same as shown in the next section for the DDPAK/TO-263.

If a manufactured heatsink is to be selected, the value of heatsink-to-ambient thermal resistance, $R_{\theta HA}$, must first be calculated:

$$R_{\theta HA} = R_{\theta JA} - R_{\theta CH} - R_{\theta JC}$$

where

- $R_{\theta JC}$ is defined as the thermal resistance from the junction to the surface of the case. A value of 3°C/W can be assumed for $R_{\theta JC}$ for this calculation
- $R_{\theta CH}$ is defined as the thermal resistance between the case and the surface of the heatsink. The value of $R_{\theta CH}$ will vary from about 1.5°C/W to about 2.5°C/W (depending on method of attachment, insulator, etc.). If the exact value is unknown, 2°C/W should be assumed for $R_{\theta CH}$ (3)

When a value for $R_{\theta HA}$ is found using the equation shown, *a heatsink must be selected that has a value that is less than or equal to this number.*

$R_{\theta HA}$ is specified numerically by the heatsink manufacturer in the catalog, or shown in a curve that plots temperature rise vs power dissipation for the heatsink.

10.3.2 Heatsinking DDPAK/TO-263 and SOT-223 Package Parts

Both the DDPAK/TO-263 and SOT-223 packages use a copper plane on the PCB and the PCB itself as a heatsink. To optimize the heat sinking ability of the plane and PCB, solder the tab of the package to the plane.

Figure 24 shows for the DDPAK/TO-263 the measured values of $R_{\theta JA}$ for different copper area sizes using a typical PCB with 1 ounce copper *and no solder mask over the copper area used for heatsinking.*

Copyright © 1998–2014, Texas Instruments Incorporated

Heatsinking (continued)



Figure 24. $R_{\theta JA}$ vs. Copper (1 ounce) Area for the DDPAK/TO-263 Package

As shown in Figure 24, increasing the copper area beyond 1 square inch produces very little improvement. It should also be observed that the minimum value of $R_{\theta JA}$ for the DDPAK/TO-263 package mounted to a PCB is 32°C/W.

As a design aid, Figure 25 shows the maximum allowable power dissipation compared to ambient temperature for the DDPAK/TO-263 device (assuming $R_{\theta JA}$ is 35°C/W and the maximum junction temperature is 125°C).



Figure 25. Maximum Power Dissipation vs. T_{AMB} for the DDPAK/TO-263 Package

Figure 26 and Figure 27 show information for the SOT-223 package. Figure 27 assumes an $R_{\theta JA}$ of 74°C/W for 1 ounce copper and 51°C/W for 2 ounce copper and a maximum junction temperature of 85°C.

Copyright © 1998–2014, Texas Instruments Incorporated

Heatsinking (continued)



Figure 26. $R_{\theta JA}$ vs Copper (2 ounce) Area for the SOT-223 Package



Figure 27. Maximum Power Dissipation vs T_{AMB} for the SOT-223 Package

10.4 SOT-223 Soldering Recommendations

It is not recommended to use hand soldering or wave soldering to attach the small SOT-223 package to a printed circuit board. The excessive temperatures involved may cause package cracking.

Either vapor phase or infrared reflow techniques are preferred soldering attachment methods for the SOT-223 package.

Copyright © 1998–2014, Texas Instruments Incorporated

11 Device and Documentation Support

11.1 Related Links

Table 2 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LM2937-2.5	Click here	Click here	Click here	Click here	Click here
LM2937-3.3	Click here	Click here	Click here	Click here	Click here

11.2 Trademarks

All trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.4 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 1998–2014, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM2937ES-2.5/NOPB	ACTIVE	DDPAK/ TO-263	KTT	3	45	Pb-Free (RoHS Exempt)	CU SN	Level-3-245C-168 HR	-40 to 125	LM2937ES -2.5	Samples
LM2937ES-3.3	NRND	DDPAK/ TO-263	KTT	3	45	TBD	Call TI	Call TI	-40 to 125	LM2937ES -3.3	
LM2937ES-3.3/NOPB	ACTIVE	DDPAK/ TO-263	KTT	3	45	Pb-Free (RoHS Exempt)	CU SN	Level-3-245C-168 HR	-40 to 125	LM2937ES -3.3	Samples
LM2937ESX-3.3	NRND	DDPAK/ TO-263	KTT	3	500	TBD	Call TI	Call TI	-40 to 125	LM2937ES -3.3	
LM2937ESX-3.3/NOPB	ACTIVE	DDPAK/ TO-263	KTT	3	500	Pb-Free (RoHS Exempt)	CU SN	Level-3-245C-168 HR	-40 to 125	LM2937ES -3.3	Samples
LM2937ET-2.5/NOPB	ACTIVE	TO-220	NDE	3	45	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	-40 to 125	LM2937ET -2.5	Samples
LM2937ET-3.3	NRND	TO-220	NDE	3	45	TBD	Call TI	Call TI	-40 to 125	LM2937ET -3.3	
LM2937ET-3.3/NOPB	ACTIVE	TO-220	NDE	3	45	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	-40 to 125	LM2937ET -3.3	Samples
LM2937IMP-2.5/NOPB	ACTIVE	SOT-223	DCY	4	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	L68B	Samples
LM2937IMP-3.3	NRND	SOT-223	DCY	4	1000	TBD	Call TI	Call TI	-40 to 85	L69B	
LM2937IMP-3.3/NOPB	ACTIVE	SOT-223	DCY	4	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	L69B	Samples
LM2937IMPX-2.5/NOPB	ACTIVE	SOT-223	DCY	4	2000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	L68B	Samples
LM2937IMPX-3.3	NRND	SOT-223	DCY	4	2000	TBD	Call TI	Call TI	-40 to 85	L69B	
LM2937IMPX-3.3/NOPB	ACTIVE	SOT-223	DCY	4	2000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	L69B	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM2937ESX-3.3	DDPAK/ TO-263	KTT	3	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2
LM2937ESX-3.3/NOPB	DDPAK/ TO-263	KTT	3	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2
LM2937IMP-2.5/NOPB	SOT-223	DCY	4	1000	330.0	16.4	7.0	7.5	2.2	12.0	16.0	Q3
LM2937IMP-3.3	SOT-223	DCY	4	1000	330.0	16.4	7.0	7.5	2.2	12.0	16.0	Q3
LM2937IMP-3.3/NOPB	SOT-223	DCY	4	1000	330.0	16.4	7.0	7.5	2.2	12.0	16.0	Q3
LM2937IMPX-2.5/NOPB	SOT-223	DCY	4	2000	330.0	16.4	7.0	7.5	2.2	12.0	16.0	Q3
LM2937IMPX-3.3	SOT-223	DCY	4	2000	330.0	16.4	7.0	7.5	2.2	12.0	16.0	Q3
LM2937IMPX-3.3/NOPB	SOT-223	DCY	4	2000	330.0	16.4	7.0	7.5	2.2	12.0	16.0	Q3

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM2937ESX-3.3	DDPAK/TO-263	KTT	3	500	367.0	367.0	45.0
LM2937ESX-3.3/NOPB	DDPAK/TO-263	KTT	3	500	367.0	367.0	45.0
LM2937IMP-2.5/NOPB	SOT-223	DCY	4	1000	367.0	367.0	35.0
LM2937IMP-3.3	SOT-223	DCY	4	1000	367.0	367.0	35.0
LM2937IMP-3.3/NOPB	SOT-223	DCY	4	1000	367.0	367.0	35.0
LM2937IMPX-2.5/NOPB	SOT-223	DCY	4	2000	367.0	367.0	35.0
LM2937IMPX-3.3	SOT-223	DCY	4	2000	367.0	367.0	35.0
LM2937IMPX-3.3/NOPB	SOT-223	DCY	4	2000	367.0	367.0	35.0

NDE0003B


0.240-0.260
[6.10-6.60]
0.330-0.350
[8.38-8.89]
0.100-0.120
[2.54-3.05]
Ø 0.149-0.153
[3.78-3.89]
0.400 +0.015 -0.005
[10.16 +0.38 -0.13]
0.090-0.110
[2.29-2.79]
0.190-0.210
[4.83-5.33]
0.048-0.055
[1.22-1.40]
TYP
0.130-0.160 TYP
[3.30-4.06]
PIN #1 ID
1.005-1.035
[25.53-26.29]
0.027-0.037
[0.69-0.94]
TYP
7°
7°
(0.525-0.555
[13.34-14.10])
0.015 +0.007 -0.001 [0.38 +0.18 -0.03]
0.175-0.185
[4.45-4.70]
0°-6°
0.105 +0.010 -0.015 [2.67 +0.25 -0.38]
0.048-0.052
[1.22-1.32]
SEATING PLANE
TAPERED
SIDES 1°
T03B (REV L)

KTT0003B







BOTTOM SIDE OF PACKAGE



LAND PATTERN RECOMMENDATION

CONTROLLING DIMENSION IS INCH
VALUES IN [ ] ARE MILLIMETERS
DIMENSIONS IN ( ) FOR REFERENCE ONLY

TS3B (Rev F)

MPDS094A – APRIL 2001 – REVISED JUNE 2002

DCY (R-PDSO-G4) **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters (inches).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion.
D. Falls within JEDEC TO-261 Variation AA.

DCY (R–PDSO–G4) PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC–7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil recommendations. Refer to IPC 7525 for stencil design considerations.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated