

24-bit Mono Audio ADC with 2-wire Interface Control

emPowerAudio™

1. GENERAL DESCRIPTION

NAU8500 is a cost effective and low power wideband MONO audio ADC. This device integrates a broad range of additional functions to simplify the implementation of complete audio systems. Functions include Automatic Level Control (ALC) with noise gate, PGA, standard audio interface I2S, PCM with time slot assignment, and on-chip PLL. The device provides one differential microphone input and few variable gain control stages in the audio path.

The analog inputs have PGA on the front end, allowing dynamic range optimization with a wide range of input sources. In addition to a digital high pass filter to remove DC offset voltages, the ADC also features voice band digital filtering. NAU8500 operates at supply voltages from 2.5V to 3.6V, although the digital core can operate at voltage as low as 1.71V to save power. The NAU8500 is specified for operation from -40°C to +85°C, and is available with full automotive AEC-Q100 and TS16949 qualification. It is packaged in cost effective, space-efficient 20-lead QFN package.

2. FEATURES

24-bit signal processing linear Audio ADC

- Audio ADC: 91dB SNR and -80dB THD
- Support variable sample rates from 8kHz - 48kHz

Analog I/O

- Integrated programmable Microphone Amplifier
- Low Noise bias supplied for microphone
- On-chip PLL

Interfaces

- I²S digital interface PCM time slot assignment
- 2-Wire serial control Interface (I²C style; /Write capable)

Low Power, Low Voltage


- Analog Supply: 2.5V to 3.6V
- Digital Supply: 1.71V to 3.6V
- Nominal Operating Voltage: 3.3V

Additional features

- 5-band Graphic Equalizer
- Programmable ALC
- ADC Notch Filter
- Programmable High Pass Filter
- AEC-Q100 & TS16949 qualification
- Industrial temperature: range: -40°C to +85°C

Applications

- Audio Recording devices
- Security Systems
- Video and Still Cameras
- Enhanced Audio inputs for SOC products
- Gaming Systems



3. PIN CONFIGURATION




Figure 1: 20-Pin QFN Package

4. PIN DESCRIPTION

Pin Name	20-Pin	Functionality	A/D	Pin Type
MICBIAS	1	Microphone Bias	A	O
VDDA	2	Analog Supply	A	I
VSSA	3	Analog Ground	A	O
VDDD	4	Digital Supply Core	D	I
VSSD	5	Digital Ground	D	O
ADCOUT	6	Digital Audio Data Output	D	O
VSSD	7	Digital Ground	D	O
FS	8	Frame Sync	D	I/O
BCLK	9	Bit Clock	D	I/O
MCLK	10	Master Clock	D	I
SCLK	11	2-Wire Serial Clock	D	I
SDIO	12	2-Wire I/O	D	O
NC	13	No Connect	NC	NC
NC	14	No Connect	NC	NC
VSSA	15	Analog Ground	A	I
NC	16	No Connect	NC	NC
VDDA	17	Analog Supply	A	I
VREF	18	Decoupling internal analog mid supply reference	A	O
MIC-	19	Microphone Negative Input	A	I
MIC+	20	Microphone Positive Input	A	I

Table 1: Pin Description

Notes

1. The 20-QFN package includes a bulk ground connection pad on the underside of the chip. This bulk ground should be thermally tied to the PCB, and electrically tied to the analog ground.
2. Unused analog input pins should be left as no-connection.
3. Under all condition when digital pins are not used they should be tied to ground.

5. BLOCK DIAGRAM




Figure 2: NAU8500 General Block Diagram

6. Table of Contents

1.	GENERAL DESCRIPTION	1
2.	FEATURES	1
3.	PIN CONFIGURATION	2
4.	PIN DESCRIPTION	3
5.	BLOCK DIAGRAM.....	4
6.	TABLE OF CONTENTS	5
7.	LIST OF FIGURES	8
8.	LIST OF TABLES	10
9.	ABSOLUTE MAXIMUM RATINGS	11
10.	OPERATING CONDITIONS	11
11.	ELECTRICAL CHARACTERISTICS.....	12
12.	FUNCTIONAL DESCRIPTION	15
12.1.	INPUT PATH	15
12.1.1.	The differential microphone input (MIC- & MIC+ pins)	16
12.1.2.	PGA Boost Stage	18
12.2.	MICROPHONE BIASING	19
12.3.	ADC DIGITAL FILTER BLOCK	21
12.3.1.	Programmable High Pass Filter (HPF)	22
12.3.2.	Programmable Notch Filter (NF)	22
12.3.3.	Digital ADC Gain Control.....	23
12.4.	PROGRAMMABLE GAIN AMPLIFIER (PGA)	23
12.4.1.	Automatic level control (ALC).....	23
12.4.2.	Peak Limiter Mode	27
12.4.3.	Attack Time	28
12.4.4.	Decay Times	28
12.4.5.	Noise gate (normal mode only)	28
12.4.6.	Zero Crossing.....	29
12.4.7.	5-Band Equalizer.....	30
12.4.8.	Slow Timer Clock	31
12.5.	CLOCK GENERATION BLOCK	32
12.6.	CONTROL INTERFACE	36
12.6.1.	2-WIRE Serial Control Mode (I ² C Style Interface)	36
12.7.	DIGITAL AUDIO INTERFACES	39
12.7.1.	Right Justified audio data	40
12.7.2.	Left Justified audio data	41
12.7.3.	I ² S audio data.....	42
12.7.4.	PCM audio data	43
12.7.5.	PCM Time Slot audio data	44
12.7.6.	Companding.....	45
12.8.	POWER SUPPLY.....	46
12.8.1.	Power-On Reset.....	46
12.8.2.	Power Related Software Considerations.....	46
12.8.3.	Software Reset.....	47
12.8.4.	Power Up/Down Sequencing	47
12.8.5.	Reference Impedance (REFIMP) and Analog Bias	48

12.8.6.	Power Saving	48
12.8.7.	Estimated Supply Currents.....	48
13.	REGISTER DESCRIPTION.....	50
13.1.	SOFTWARE RESET	52
13.2.	POWER MANAGEMENT REGISTERS	52
13.2.1.	Power Management 1	52
13.2.2.	Power Management 2	53
13.2.3.	Power Management 3	53
13.3.	AUDIO CONTROL REGISTERS.....	53
13.3.1.	Audio Interface Control.....	53
13.3.2.	Audio Interface Companding Control	54
13.3.3.	Clock Control Register	55
13.3.4.	Audio Sample Rate Control Register	56
13.3.5.	ADC Control Register.....	56
13.3.6.	ADC Gain Control Register	57
13.4.	5-BAND EQUALIZER CONTROL REGISTERS.....	58
13.5.	NOTCH FILTER REGISTERS.....	59
13.6.	AUTOMATIC LEVEL CONTROL REGISTER	60
13.6.1.	ALC1 REGISTER	60
13.6.2.	ALC2 REGISTER	61
13.6.3.	ALC3 REGISTER	62
13.7.	NOISE GAIN CONTROL REGISTER.....	63
13.8.	PHASE LOCK LOOP (PLL) REGISTERS	64
13.8.1.	PLL Control Registers	64
13.8.2.	Phase Lock Loop Control (PLL) Registers	64
13.9.	INPUT and OUTPUT CONTROL REGISTER	65
13.9.1.	Input Signal Control Register	65
13.9.2.	PGA Gain Control Register	66
13.9.3.	ADC Boost Control Registers.....	67
13.9.4.	Power Management 4	68
13.10.	PCM TIME SLOT CONTROL & ADCOUT IMPEDANCE OPTION CONTROL	69
13.10.1.	PCM1 TIMESLOT CONTROL REGISTER.....	69
13.10.2.	PCM2 TIMESLOT CONTROL REGISTER.....	69
13.11.	REGISTER ID	70
13.11.1.	Device revision register	70
13.11.2.	2-WIRE ID Register.....	70
13.11.3.	Additional ID.....	70
13.12.	Reserved.....	70
	AUTOMATIC LEVEL CONTROL ENHANCED REGISTER	71
13.12.1.	ALC1 Enhanced Register.....	71
13.12.2.	ALC Enhanced 2 Register.....	71
13.13.	MISC CONTROL REGISTER.....	72
13.14.	Output Tie-Off REGISTER	73
13.15.	AGC PEAK-TO-PEAK OUT REGISTER	73
13.16.	AGC PEAK OUT REGISTER	73
13.17.	ALC STATUS REGISTER.....	74
14.	CONTROL INTERFACE TIMING DIAGRAM.....	75
14.1.	2-WIRE TIMING DIAGRAM.....	75

15. AUDIO INTERFACE TIMING DIAGRAM.....76

15.1. AUDIO INTERFACE IN SLAVE MODE.....76

15.2. AUDIO INTERFACE IN MASTER MODE.....76

15.3. PCM AUDIO INTERFACE IN SLAVE MODE (PCM Audio Data).....77

15.4. PCM AUDIO INTERFACE IN MASTER MODE (PCM Audio Data)77

15.5. PCM AUDIO INTERFACE IN SLAVE MODE (PCM Time Slot Mode).....78

15.6. PCM AUDIO INTERFACE IN MASTER MODE (PCM Time Slot Mode)78

15.7. System Clock (MCLK) Timing Diagram79

15.8. μ -LAW ENCODE DECODE CHARACTERISTICS.....80

15.9. A-LAW ENCODE DECODE CHARACTERISTICS.....81

15.10. μ -LAW / A-LAW CODES FOR ZERO AND FULL SCALE.....82

15.11. μ -LAW / A-LAW OUTPUT CODES (DIGITAL MW).....82

16. DIGITAL FILTER CHARACTERISTICS83

17. TYPICAL APPLICATION85

18. PACKAGE SPECIFICATION.....86

19. ORDERING INFORMATION87

20. VERSION HISTORY87

7. List of Figures

Figure 1: 20-Pin QFN Package2

Figure 2: NAU8500 General Block Diagram.....4

Figure 3: Input PGA Circuit Block Diagram16

Figure 4: Boost Stage Block Diagram18

Figure 5: Microphone Bias Schematic.....19

Figure 6: ADC Digital Filter Path Block Diagram21

Figure 7: ALC Block Diagram.....24

Figure 8: ALC Response Graph24

Figure 9: ALC Normal Mode Operation26

Figure 10: ALC Hold Time.....27

Figure 11: ALC Limiter Mode Operations27

Figure 12: ALC Operation with Noise Gate disabled.....28

Figure 13: ALC Operation with Noise Gate Enabled29

Figure 14: PLL and Clock Select Circuit.....32

Figure 15: Valid START Condition36

Figure 16: Valid Acknowledge.....36

Figure 17: Valid STOP Condition36

Figure 18: Slave Address Byte, Control Address Byte, and Data Byte37

Figure 19: Byte Write Sequence37

Figure 20: 2-Wire Read Sequence.....38

Figure 21: Right Justified Audio Interface (Normal Mode).....40

Figure 22: Right Justified Audio Interface (Special mode).....40

Figure 23: Left Justified Audio Interface (Normal Mode)41

Figure 24: Left Justified Audio Interface (Special mode)41

Figure 25: I2S Audio Interface (Normal Mode)42

Figure 26: I2S Audio Interface (Special mode).....42

Figure 27: PCM Mode Audio Interface (Normal Mode)43

Figure 28: PCM Mode Audio Interface (Special mode)43

Figure 29: PCM Time Slot Mode (Time slot = 0) (Normal Mode)44

Figure 30: PCM Time Slot Mode (Time slot = 0) (Special mode)44

Figure 31: The Programmable ADCOUT Pin69

Figure 32: 2-Wire Timing Diagram75

Figure 33: Audio Interface Slave Mode Timing Diagram76

Figure 34: Audio Interface in Master Mode Timing Diagram76

Figure 35: PCM Audio Interface Slave Mode Timing Diagram77

Figure 36: PCM Audio Interface Slave Mode Timing Diagram77

Figure 37: PCM Audio Interface Slave Mode (PCM Time Slot Mode)Timing Diagram.....78

Figure 38: PCM Audio Interface Master Mode (PCM Time Slot Mode)Timing Diagram.....78

Figure 39: MCLK Timing Diagram.....79

Figure 40: ADC Filter Frequency Response.....84

Figure 41: ADC Filter Ripple84

Figure 42: Application Diagram For 20-Pin QFN.....85

8. List of Tables

Table 1: Pin Description3

Table 2: Register associated with Input PGA Control16

Table 3: Microphone Non-Inverting Input Impedances.....17

Table 4: Microphone Inverting Input Impedances17

Table 5: Registers associated with ALC and Input PGA Gain Control18

Table 6: Registers associated with PGA Boost Stage Control19

Table 7: Register associated with Microphone Bias20

Table 8: Microphone Bias Voltage Control20

Table 9: Register associated with ADC21

Table 10: High Pass Filter Cut-off Frequencies (HPFAM=1).....22

Table 11: Registers associated with Notch Filter Function22

Table 12: Equations to Calculate Notch Filter Coefficients.....23

Table 13: Register associated with ADC Gain23

Table 14: Registers associated with ALC Control25

Table 15: ALC Maximum and Minimum Gain Values25

Table 16: Registers associated with Equalizer Control30

Table 18: Registers associated with PLL33

Table 19: Registers associated with PLL34

Table 20: PLL Frequency Examples35

Table 21: Standard Interface modes39

Table 22: Audio Interface Control Registers.....39

Table 23: Companding Control45

Table 24: Power up sequence.....47

Table 25: Power down Sequence48

Table 26: Registers associated with Power Saving.....48

Table 27: VDDA 3.3V Supply Current49

Table 28: 2-WireTiming Parameters75

Table 29: Audio Interface Timing Parameters79

Table 30: MCLK Timing Parameter79

9. ABSOLUTE MAXIMUM RATINGS

CONDITION	MIN	MAX	Units
VDDD, VDDA supply voltages	-0.3	+3.63	V
Core Digital Input Voltage range	VSSD – 0.3	VDDD + 0.30	V
Analog Input Voltage range	VSSA – 0.3	VDDA + 0.30	V
Industrial operating temperature	-40	+85	°C
Storage temperature range	-65	+150	°C

CAUTION: Do not operate at or near the maximum ratings listed for extended period of time. Exposure to such conditions may adversely influence product reliability and result in failures not covered by warranty. These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.

10. OPERATING CONDITIONS

Condition	Symbol	Min Value	Typical Value	Max Value	Units
Analog supplies range	VDDA	2.50 ¹		3.60	V
Digital supply range (Core)	VDDD	1.71		3.60	V
Ground	VSSD, VSSA		0		V

1. VDDA must be ≥ VDDD.

11. ELECTRICAL CHARACTERISTICS

VDDD = 1.8V, VDDA = 3.3V, T_A = +25°C, 1kHz signal, fs = 48kHz, 24-bit audio data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Analogue to Digital Converter (ADC)						
Full scale input signal ¹	V _{INFS}	PGABST = 0dB PGAGAIN = 0dB		1.0 0		V _{RMS} dBV
Signal to Noise Ratio ²	SNR	Gain = 0dB, A-weighted	87	91		dB
Total Harmonic Distortion ³	THD	Input = -1dBFS, Gain = 0dB		-79	-65	dB
Microphone Inputs (MICN & MICP) and MIC Input Programmable Gain Amplifier (PGA)						
Full-scale Input Signal Level ¹	V _{INFS}	PGABST = 0dB PGAGAIN = 0dB		1 0		V _{RMS} dBV
Programmable input PGA gain			-12		35.25	dB
Programmable Gain Step Size		Guaranteed monotonic		0.75		dB
Programmable Boost PGA gain		PGABST = 0		0		dB
		PGABST = 1		20		
Mute Attenuation				100		dB
PGA equivalent output noise		0 to 20kHz, Gain set to 35.25dB		110		μV
Positive Microphone Input resistance	R _{MIC+}	PMICPGA = 1		94		kΩ
Input Capacitance	C _{MIC}			10		pF

VDDD = 1.8V, VDDA = 3.3V, T_A = +25°C, 1kHz signal, fs = 48kHz, 24-bit audio data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Microphone Bias						
Bias Voltage	V _{MICBIAS}	(MICBIASV = 0)		0.9* VDD A		V
		(MICBIASV = 1)		0.65* VDD A		V
Bias Current Source	I _{MICBIAS}			3		mA
Output Noise Voltage	V _N	MICBIASM = 0 (1kHz to 20kHz)		14		nV/√Hz
		MICBIASM = 1 (1kHz to 20kHz)		4		nV/√Hz
Automatic Level Control (ALC)/Limiter						
Target Record Level			-28.5		-6	dB
Programmable Gain			-12		35.25	dB
Programmable Gain Step Size		Guaranteed Monotonic		0.75		dB
Gain Hold Time ^{4,6}	t _{HOLD}	MCLK=12.288MHz	0 / 2.67 / ... / 43691 (time doubles with each step)			ms
Gain Ramp-Up (Decay) Time ^{5,6}	t _{DCY}	ALC Mode ALCM=0 MCLK=12.288MHz	3.3 / 6.6 / 13.1 / ... / 3360 (time doubles every step)			ms
		Limiter Mode ALCM=1 MCLK=12.288MHz	0.73 / 1.45 / 2.91 / ... / 744 (time doubles every step)			ms
Gain Ramp-Down (Attack) Time ^{5,6}	t _{ATK}	ALC Mode ALCM=0 MCLK=12.288MHz	0.83 / 1.66 / 3.33 / ... / 852 (time doubles every step)			ms
		Limiter Mode ALCM=1 MCLK=12.288MHz	0.18 / 0.36 / 0.73 / ... / 186 (time doubles every step)			ms
Digital Input / Output						
Input HIGH Level	V _{IH}		0.7 × VDDD			V
Input LOW Level	V _{IL}				0.3 × VDDD	V
Output HIGH Level	V _{OH}	I _{OL} = 1mA	0.9 × VDDD			V
Output LOW Level	V _{OL}	I _{OH} = -1mA			0.1 × VDDD	V

Notes

1. Full Scale is relative to VDDA (FS = VDDA/3.3.).
2. Signal-to-noise ratio (dB) - SNR is a measure of the difference in level between the full-scale output and the output with no signal applied. (No Auto-zero or Automute function is employed in achieving these results).
3. THD+N (dB) - THD+N are a ratio, of the rms values, of (Noise + Distortion)/Signal.
4. Hold Time is the length of time between a signal detected being too quiet and beginning to ramp up the gain. It does not apply to ramping down the gain when the signal is too loud, which happens without a delay.
5. Ramp-up and Ramp-Down times are defined as the time it takes to change the PGA gain by 6dB of its gain range.

emPowerAudio™

6. All hold, ramp-up and ramp-down times scale proportionally with MCLK

12. FUNCTIONAL DESCRIPTION

The NAU8500 is a MONO Audio ADC with one differential microphone input (MIC- & MIC+ pins). The device also has an internal configurable biasing circuit for biasing the microphone, which in turn reduces external components. The PGA output has programmable ADC gain. The Digital Filter blocks include ADC high pass filters, and Notch filter, and a 5-band equalizer. It has one input mixer.

The NAU8500 has 2-Wire serial control interface for device control. The device also supports I²S, PCM time slotting, Left Justified and Right Justified for audio interface.

The device can operate as a master or slave device. It can operate with sample rates ranging from 8 kHz to 48 kHz, depending on the values of MCLK and its prescaler. The NAU8500 includes a PLL block, where it takes the external clock (MCLK pin) to generate other clocks for the audio data transfer such as Bit clock (BCLK), Frame sync (FS), and I²S clocks. The power control registers help save power by controlling the major individual functional blocks of the NAU8500.

12.1. INPUT PATH

The NAU8500 has two different types of microphone inputs single ended and differential. Figure 3 shows the different paths that the input signals can take.

All inputs are maintained at a DC bias at approximately half of the VDDA supply voltage. Connections to these inputs should be AC-coupled by means of DC blocking capacitors suitable for the device application.

12.1.1. The differential microphone input (MIC- & MIC+ pins)

The NAU8500 features a low-noise, high common mode rejection ratio (CMRR), differential microphone inputs (MIC- & MIC+ pins) which are connected to a PGA Gain stage. The differential input structure is essential in noisy digital systems where amplification of low-amplitude analog signals is necessary such as notebooks and PDAs. When properly employed, the differential input architecture offers an improved power-supply rejection ratio (PSRR) and higher ground noise immunity.




Figure 3: Input PGA Circuit Block Diagram

Bit(s)	Addr	Parameter	Programmable Range
PMICPGA[0]	0x2C	Positive Microphone to PGA	0 = Input PGA Positive terminal to VREF 1 = Input PGA Positive terminal to MICP
NMICPGA[1]	0x2C	Negative Microphone to PGA	0 = MICN not connected to input PGA 1 = MICN to input PGA Negative terminal.

Table 2: Register associated with Input PGA Control

12.1.1.1. Positive Microphone Input (MIC+)

The positive microphone input (MIC+) can be used as part of the differential input. It connects to the positive terminal of the PGA gain amplifier by setting PMICPGA[0] address (0x2C) to HIGH or can be connected to VREF by setting PMICPGA[0] address (0x2C) to LOW.

When the associated control bit is set logic = 1, the MIC+ pin is connected to a resistor of approximately 1kΩ which is tied to VREF. The purpose of the tie to VREF is to reduce any pop or click sound by keeping the DC level of the MIC+ pin close to VREF at all times.

Note: In single ended applications where the MIC+ input is used without using MIC-, the PGA gain values will be valid only if the MIC- pin is terminated to a low impedance signal point. This termination should normally be an AC coupled path to signal ground. This input impedance is constant regardless of the gain value. The following table gives the nominal input impedance for this input. Impedance for specific gain values not listed in this table can be estimated through interpolation between listed values.

MIC+ to non-inverting PGA input Nominal Input Impedance	
Gain (dB)	Impedance (kΩ)
-12	94
-9	94
-6	94
-3	94
0	94
3	94
6	94
9	94
12	94
18	94
30	94
35.25	94

Table 3: Microphone Non-Inverting Input Impedances

MIC- to inverting PGA input Nominal Input Impedance	
Gain (dB)	Impedance (kΩ)
-12	75
-9	69
-6	63
-3	55
0	47
3	39
6	31
9	25
12	19
18	11
30	2.9
35.25	1.6

Table 4: Microphone Inverting Input Impedances

12.1.1.2. Negative Microphone Input (MIC-)

The negative microphone input (MIC-) has two distinctive configuration; differential input or single ended input. This input connects to the negative terminal of the PGA gain amplifier by setting NMICPGA[1] address (0x2C) to HIGH. When the MIC- is used as a single ended input, MIC+ should be conned to VREF by setting PMICPGA[0] address (0x2C) bit to LOW.

When the associated control bit is set logic = 1, the MIC- pin is connected to a resistor of approximately 30kΩ which is tied to VREF. The purpose of the tie to VREF is to reduce any pop or click sound by keeping the DC level of the MIC- pin close to VREF at all times.

level of the MIC- pin close to VREF at all times. It is important for a system designer to know that the MIC-input impedance varies as a function of the selected PGA gain. This is normal and expected for a difference amplifier type topology. The above table gives the nominal resistive impedance values for this input over the possible gain range. Impedance for specific gain values not listed in this table can be estimated through interpolation between listed values.

12.1.1.3. PGA Gain Control

The PGA amplification is common to input pins MIC-, MIC+ and enabled by PGAEN[2] address (0x02). It has a range of -12dB to +35.25dB in 0.75dB steps, controlled by PGAGAIN[5:0] address (0x2D). Input PGA gain will not be used when ALC is enabled using ALCEN[8] address (0x20).

Addr	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
0x2D	0	PGAZC	PGAMT	PGAGAIN[5:0]						0x010
0x20	ALCEN	0	0	ALCMXGAIN[2:0]			ALCMNGAIN[2:0]		0x038	

Table 5: Registers associated with ALC and Input PGA Gain Control

12.1.2. PGA Boost Stage

The boost stage has three inputs connected to the PGA Boost Mixer. All inputs can be individually connected or disconnected from the PGA Boost Mixer. The boost stage can be enabled by setting BSTEN[4] address (0x02) to HIGH. The following figure shows the PGA Boost stage.




Figure 4: Boost Stage Block Diagram

Signal from PGA stage to the PGA Boost Mixer is disconnected or muted by setting PGAMT[6] address (0x2D) to HIGH. In this path the PGA boost can be a fixed value of +20dB or 0dB, controlled by the PGABST[8] address (0x2F) bit.

The signal from MIC+ pin to the PGA Boost Mixer is disconnected by setting '000' binary value to PMICBSTGAIN[6:4] address (0x2F) and any other combination connects the path.

Bit(s)	Addr	Parameter	Programmable Range
BSTEN[4]	0x02	Enable PGA Boost Block	0 = Boost stage OFF 1 = Boost stage ON
PGAMT[6]	0x2D	Mute control for input PGA	0=Input PGA not muted 1=Input PGA muted
PMICBSTGAIN[6:4]	0x2F	Boost MIC+ signal	Range: -12dB to +6dB @ 3dB increment
PGABST[8]	0x2F	Boost PGA stage	0 = PGA output has +0dB 1 = PGA output has +20dB

Table 6: Registers associated with PGA Boost Stage Control

12.2. MICROPHONE BIASING




Figure 5: Microphone Bias Schematic

The MICBIAS pin is a low-noise microphone bias source for an external microphone, which can provide a maximum of 3mA of bias current. This DC bias voltage is suitable for powering either traditional ECM (electret) type microphones, or for MEMS types microphones with an independent power supply pin. Seven different bias voltages are available for optimum system performance, depending on the specific application. The microphone bias pin normally requires an external filtering capacitor as shown on the schematic in the Application section.

The output bias can be enabled by setting MICBIASEN[4] address (0x01) to HIGH. It has various voltage values selected by a combination of bits MICBIASM[4] address (0x3A) and MICBIASV[8:7] address (0x2C).

The low-noise feature results in greatly reduced noise in the external MICBIAS voltage by placing a resistor of approximately 200-ohms in series with the output pin. This creates a low pass filter in conjunction with the external microphone-bias filter capacitor, but without any additional external components.

Bit(s)	Addr	Parameter	Programmable Range
MICBIASEN[4]	0x01	Microphone bias enable	0 = Disable 1 = Enable
MICBIASM[4]	(0x3A)	Microphone bias mode selection	
MICBIASV[8:7]	(0x2C)	Microphone bias voltage selection	0 = Disable 1 = Enable

Table 7: Register associated with Microphone Bias

Below are the unloaded values when MICBIASM[4] is set to 1 and 0. When loaded, the series resistor will cause the voltage to drop, depending on the load current.

Microphone Bias Voltage Control			
MICBIASV[8:7]		MICBIASM[4] = 0	MICBIASM[4]= 1
0	0	0.9* VDDA	0.85* VDDA
0	1	0.65* VDDA	0.60* VDDA
1	0	0.75* VDDA	0.70* VDDA
1	1	0.50* VDDA	0.50* VDDA

Table 8: Microphone Bias Voltage Control

12.3. ADC DIGITAL FILTER BLOCK




Figure 6: ADC Digital Filter Path Block Diagram

The ADC digital filter block performs a 24-bit signal processing. The block consists of an oversampled analog sigma-delta modulator, digital decimator, digital filter, 5-band graphic equalizer, high pass filter, and a notch filter. For digital decimator and 5-band graphic equalizer refer to “Output Signal Path”. The oversampled analog sigma-delta modulator provides a bit stream to the decimation stages and filter. The ADC coding scheme is in two-complement format and the full-scale input level is proportional to VDDA. With a 3.3V supply voltage, the full-scale level is 1.0V_{RMS} and any voltage greater than full scale may overload the ADC and cause distortion. The ADC is enabled by setting ADCEN[0] address (0x02) bit. Polarity and oversampling rate of the ADC output signal can be changed by ADCPL[0] address (0x0E) and ADCOS[3] address (0x0E) respectively.

Bit(s)	Addr	Parameter	Programmable Range
ADCPL[0]	0x0E	ADC Polarity	0 = Normal 1 = Inverted
ADCOS[3]	0x0E	ADC Over Sample Rate	0=64x (Lowest power) 1=128x (best SNR at typical condition)
HPFEN[8]	0x0E	High Pass Filter Enable	0 = Disable 1 = Enable
HPFAM[7]	0x0E	Audio or Application Mode	0 = Audio (1 st order, fc ~ 3.7 Hz) 1 = Application (2 nd order, fc =HPF)
HPF[6:4]	0x0E	High Pass Filter frequencies	82 Hz to 612 Hz dependant on the sample rate
ADCEN[0]	0x02	Enable ADC	0 = Disable 1 = Enable
SMPLR[3:1]	0x07	Sample rate	8k Hz to 48 kHz

Table 9: Register associated with ADC

12.3.1. Programmable High Pass Filter (HPF)

The high pass filter (HPF) has two different modes that it can operate in either Audio or Application mode HPFAM[7] address (0x0E). In Audio Mode (HPFAM=0) the filter is first order, with a cut-off frequency of 3.7Hz. In Application mode (HPFAM=1) the filter is second order, with a cut-off frequency selectable via the HPF[2:0] register bits. Cut-off frequency of the HPF depends on sample frequency selected by SMPLR[3:1] address (0x07). The HPF is enabled by setting HPFEN[8] address (0x0E) to HIGH. Table below shows the cut-off frequencies with different sampling rate.

HPF[2:0]	fs (kHz)								
	SMPLR=101/100			SMPLR=011/010			SMPLR=001/000		
	8	11.025	12	16	22.05	24	32	44.1	48
000	82	113	122	82	113	122	82	113	122
001	102	141	153	102	141	153	102	141	153
010	131	180	156	131	180	156	131	180	156
011	163	225	245	163	225	245	163	225	245
100	204	281	306	204	281	306	204	281	306
101	261	360	392	261	360	392	261	360	392
110	327	450	490	327	450	490	327	450	490
111	408	563	612	408	563	612	408	563	612

Table 10: High Pass Filter Cut-off Frequencies (HPFAM=1)

12.3.2. Programmable Notch Filter (NF)

The NAU8500 has a programmable notch filter where it passes all frequencies except those in a stop band centered on a given center frequency. The filter gives lower distortion and flattens response. The notch filter is enabled by setting NFCEN[7] address (0x1B) to HIGH. The variable center frequency is programmed by setting two's complement values to NFCA0[6:0] address (0x1C), NFCA0[13:7] address (0x1B) and NFCA1[6:0] address (0x1E), NFCA1[13:7] address (0x1D) registers. The coefficients are updated in the circuit when the NFCU[8] bit is set HIGH in a write to any of the registers NF1-NF4 address (0x1B, 0x1C, 0x1D, 0x1E).

Addr	Bit 8	Bit 7	Bit 6	Bit5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
0x1B	NFCU	NFCEN	NFCA0[13:7]							0x000
0x1C	NFCU	0	NFCA0[6:0]							0x000
0x1D	NFCU	0	NFCA1[13:7]							0x000
0x1E	NFCU	0	NFCA1[6:0]							0x000

Table 11: Registers associated with Notch Filter Function

	A_0	A_1	Notation	Register Value (DEC)
Coefficient	$\frac{1 - \tan\left(\frac{2\pi f_b}{2f_s}\right)}{1 + \tan\left(\frac{2\pi f_b}{2f_s}\right)}$	$-(1 + A_0) \times \cos\left(\frac{2\pi f_c}{f_s}\right)$	f_c = center frequency (Hz) f_b = -3dB bandwidth (Hz) f_s = sample frequency (Hz)	NFCA0 = $-A_0 \times 2^{13}$ NFCA1 = $-A_1 \times 2^{12}$ (then convert to 2's complement)

Table 12: Equations to Calculate Notch Filter Coefficients

12.3.3. Digital ADC Gain Control

The digital ADC can be muted by setting “0000 0000” to ADCGAIN[7:0] address (0x0F). Any other combination digitally attenuates the ADC output signal in the range -127dB to 0dB in 0.5dB increments].

Addr	Name	Bit 8	Bit 7	Bit 6	Bit5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
0x0F	ADCG	0	ADCGAIN								0x0FF

Table 13: Register associated with ADC Gain

12.4. PROGRAMMABLE GAIN AMPLIFIER (PGA)

NAU8500 has a programmable gain amplifier (PGA) which controls the gain such that the signal level of the PGA remains substantially constant as the input signal level varies within a specified dynamic range. The PGA has two functions

- Automatic level control (ALC) or
- Input peak limiter

The Automatic Level Control (ALC) seeks to control the PGA gain in response to the amplitude of the input signal such that the PGA output maintains a constant envelope. A digital peak detector monitors the input signal amplitude and compares it to a register defined threshold level ALCSL[3:0] address (0x21). Note: When the ALC automatic level control is enabled, the function of the ALC is to automatically adjust PGAGAIN[5:0] address (0x2D) volume setting.

12.4.1. Automatic level control (ALC)

The ALC seeks to control the PGA gain such that the PGA output maintains a constant envelope. This helps to prevent clipping at the input of the sigma delta ADC while maximizing the full dynamic range of the ADC. The ALC monitors the output of the ADC, measured after the digital decimator has converted it to 1.23 fixed-point formats. The ADC output is fed into a peak detector, which updates the measured peak value whenever the absolute value of the input signal is higher than the current measured peak. The measured peak gradually decays to zero unless a new peak is detected, allowing for an accurate measurement of the signal envelope. Based on a comparison between the measured peak value and the target value, the ALC block adjusts the gain control, which is fed back to the PGA.




Figure 7: ALC Block Diagram

The ALC is enabled by setting ALCEN[8] address (0x20) bit to HIGH. The ALC has two functional modes, which is set by ALCM[8] address (0x22).

- Normal mode (ALCM = LOW)
- Peak Limiter mode (ALCM = HIGH)

When the ALC is disabled, the input PGA remains at the last controlled value of the ALC. An input gain update must be made by writing to the PGAGAIN[5:0] address (0x2D). A digital peak detector monitors the input signal amplitude and compares it to a register defined threshold level ALCSL[3:0] address (0x21).




Figure 8: ALC Response Graph

The registers listed in the following section allow configuration of ALC operation with respect to:

- ALC target level
- Gain increment and decrement rates
- Minimum and maximum PGA gain values for ALC operating range
- Hold time before gain increments in response to input signal

- Inhibition of gain increment during noise inputs
- Limiter mode operation

Bit(s)	Addr	Parameter	Programmable Range
ALCMNGAIN[2:0]	0x20	Minimum Gain of PGA	Range: -12dB to +30dB @ 6dB increment
ALCMXGAIN[2:0]		Maximum Gain of PGA	Range: -6.75dB to +35.25dB @ 6dB increment
ALCEN[8]		Enable ALC function	0 = Disable 1 = Enable
ALCSL[3:0]	0x21	ALC Target	Range: -28.5dB to -6dB @ 1.5dB increment
ALCHT[3:0]		ALC Hold Time	Range: 0ms to 1s, time doubles with every step)
ALCZC[8]		ALC Zero Crossing	0 = Disable 1 = Enable
ALCATK[3:0]	0x22	ALC Attack time	ALCM=0 - Range: 125us to 128ms ALCM=1 - Range: 31us to 32ms (time doubles with every step)
ALCDCY[3:0]		ALC Decay time	ALCM=0 - Range: 500us to 512ms ALCM=1 - Range: 125us to 128ms (Both ALC time doubles with every step)
ALCM[8]		ALC Select	0 = ALC mode 1 = Limiter mode

Table 14: Registers associated with ALC Control

The operating range of the ALC is set by ALCMXGAIN[5:3] address (0x20) and ALCMNGAIN[2:0] address (0x20) bits such that the PGA gain generated by the ALC is between the programmed minimum and maximum levels. When the ALC is enabled, the PGA gain is disabled.

In Normal mode, the ALCMXGAIN bits set the maximum level for the PGA in the ALC mode but in the Limiter mode ALCMXGAIN has no effect because the maximum level is set by the initial PGA gain setting upon enabling of the ALC.

ALCMXGAIN	Maximum Gain (dB)	ALCMINGAIN	Minimum Gain (dB)
111	35.25	000	-12
110	29.25	001	-6
ALC Max Gain Range 35.25dB to -6dB @ 6dB increments		ALC Min Gain Range -12dB to 30dB @ 6dB increments	
001	-0.75	110	24
000	-6.75	111	30

Table 15: ALC Maximum and Minimum Gain Values

12.4.1.1. Normal Mode

Normal mode is selected when ALCM[8] address (0x22) is set LOW and the ALC is enabled by setting ALCEN[8] address (0x20) HIGH. This block adjusts the PGA gain setting up and down in response to the input level. A peak detector circuit measures the envelope of the input signal and compares it to the target level set by ALCSL[3:0] address (0x21). The ALC increases the gain when the measured envelope is greater than the target and decreases the gain when the measured envelope is less than - 1.5dB. The following waveform illustrates the behavior of the ALC.




Figure 9: ALC Normal Mode Operation

12.4.1.2. ALC Hold Time (Normal mode Only)

The hold parameter ALCHT[3:0] configures the time between detection of the input signal envelope being outside of the target range and the actual gain increase.

Input signals with different characteristics (e.g., voice vs. music) may require different settings for this parameter for optimal performance. Increasing the ALC hold time prevents the ALC from reacting too quickly to brief periods of silence such as those that may appear in music recordings; having a shorter hold time, on the other hand, may be useful in voice applications where a faster reaction time helps to adjust the volume setting for speakers with different volumes. The waveform below shows the operation of the ALCHT parameter.




Figure 10: ALC Hold Time

12.4.2. Peak Limiter Mode

Peak Limiter mode is selected when ALCM[8] address (0x22) is set to HIGH and the ALC is enabled by setting ALCEN[8] address (0x20). In limiter mode, the PGA gain is constrained to be less than or equal to the gain setting at the time the limiter mode is enabled. In addition, attack and decay times are faster in limiter mode than in normal mode as indicated by the different lookup tables for these parameters for limiter mode. The following waveform illustrates the behavior of the ALC in Limiter mode in response to changes in various ALC parameters.




Figure 11: ALC Limiter Mode Operations

When the input signal exceeds 87.5% of full scale, the ALC block ramps down the PGA gain at the maximum attack rate (ALCATK=0000) regardless of the mode and attack rate settings until the ADC output level has been reduced below the threshold. This limits ADC clipping if there is a sudden increase in the input signal level.

12.4.3. Attack Time

When the absolute value of the ADC output exceeds the level set by the ALC threshold, ALCSL[3:0] address (0x21), attack mode is initiated at a rate controlled by the attack rate register ALCATK[3:0] address (0x22). The peak detector in the ALC block loads the ADC output value when the absolute value of the ADC output exceeds the current measured peak; otherwise, the peak decays towards zero, until a new peak has been identified. This sequence is continuously running. If the peak is ever below the target threshold, then there is no gain decrease at the next attack timer time; if it is ever above the target-1.5dB, then there is no gain increase at the next decay timer time.

12.4.4. Decay Times

The decay time ALDCY[6:4] address (0x22) is the time constant used when the gain is increasing. In limiter mode, the time constants are faster than in ALC mode.

12.4.5. Noise gate (normal mode only)

A noise gate is used when there is no input signal or the noise level is below the noise gate threshold. The noise gate is enabled by setting ALCNEN[3] address (0x23) to HIGH. It does not remove noise from the signal. The noise gate threshold ALCNTH[2:0] address (0x23) is set to a desired level so when there is no signal or a very quiet signal (pause), which is composed mostly of noise, the ALC holds the gain constant instead of amplifying the signal towards the target threshold. The noise gate only operates in conjunction with the ALC and ONLY in Normal mode. The noise gate flag is asserted when

$$(\text{Signal at ADC} - \text{PGA gain} - \text{MIC Boost gain}) < \text{ALCNTH (ALC Noise Gate Threshold) (dB)}$$

Levels at the extremes of the range may cause inappropriate operation, so care should be taken when setting up the function.




Figure 12: ALC Operation with Noise Gate disabled




Figure 13: ALC Operation with Noise Gate Enabled

12.4.6. Zero Crossing

The PGA gain comes from either the ALC block when it is enabled or from the PGA gain register setting when the ALC is disabled. Zero crossing detection may be enabled to cause PGA gain changes to occur only at an input zero crossing. Enabling zero crossing detection limits clicks and pops that may occur if the gain changes while the input signal has a high volume.

There are two zero crossing detection enables:

- Register ALCZC[8] address (0x21) – is only relevant when the ALC is enabled.
- Register PGAZC[7] address (0x2D) – is only relevant when the ALC is disabled.

If the zero crossing function is enabled (using either register) and SCLKEN[0] address (0x07) is asserted, the zero cross timeout function may take effect. If the zero crossing flag does not change polarity within 0.25 seconds of a PGA gain update (either via ALC update or PGA gain register update), then the gain will update. This backup system prevents the gain from locking up if the input signal has a small swing and a DC offset that prevents the zero crossing flag from toggling.

12.4.7. 5-Band Equalizer

NAU8500 features 5-band graphic equalizer with low distortion, low noise, and wide dynamic range, and is an ideal choice for Hi-Fi applications. All five bands are fully parametric with independently adjustable bandwidth that displays exceptional tonal qualities. Each of the five bands offers +/- 12dB of boost and cut with 1dB resolution. The five bands are divided in to three sections Low, Mid and High bands. The High and the Low bands are shelving filters and the mid three are peak filters.

Bit(s)	Address	Parameter	Programmable Range
EQEN[8]	0x12	Equalizer Enable	
EQ1CF[6:5]		Band 1 Cut-off Frequency	Range: 80 Hz to 175 Hz
EQ1GC[4:0]		Band 1 Gain Control	Range: -12 dB to +12 dB @ 1.0dB increment
EQ2BW[8]	0x13	Band 2 Equalizer Bandwidth	Narrow or Wide
EQ2CF[6:5]		Band 2 Centre Frequency	Range: 230 Hz to 500 Hz
EQ2GC[4:0]		Band 2 Gain Control	Range: -12 dB to +12 dB @ 1.0dB increment
EQ2BW[8]	0x14	Band 3 Equalizer Bandwidth	Narrow or Wide
EQ3CF[6:5]		Band 3 Centre Frequency	Range: 650 Hz to 1.4 kHz
EQ3GC[4:0]		Band 3 Gain Control	Range: -12 dB to +12 dB @ 1.0dB increment
EQ4BW[8]	0x15	Band 4 Equalizer Bandwidth	Narrow or Wide
EQ4CF[6:5]		Band 4 Centre Frequency	Range: 1.8 kHz to 4.1 kHz
EQ4GC[4:0]		Band 4 Gain Control	Range: -12 dB to +12 dB @ 1.0dB increment
EQ5CF[6:5]	0x16	Band 5 Cut-off Frequency	Range: 5.3 kHz to 11.7 kHz
EQ5GC[4:0]		Band 5 Gain Control	Range: -12 dB to +12 dB @ 1.0dB increment

Table 16: Registers associated with Equalizer Control

12.4.8. Slow Timer Clock

An internal Slow Timer Clock is supplied to automatically control features that happen over a relatively long period of time, or time-spans. This enables the NAU8500 to implement long time-span features without any host/processor management or intervention.

The Slow Timer Clock supports two features automatic time out for the zero-crossing holdoff of PGA volume changes, and timing for debouncing of the mechanical jack detection feature. If either feature is required, the Slow Timer Clock must be enabled. The Slow Timer Clock is initialized in the disabled state.

The Slow Timer Clock rate is derived from MCLK using an integer divider that is compensated for the sample rate as indicated by the register address (0x07). If the sample rate register value precisely matches the actual sample rate, then the internal Slow Timer Clock rate will be a constant value of 128ms. If the actual sample rate is, for example, 44.1kHz and the sample rate selected in register 0x07 is 48kHz, the rate of the Slow Timer Clock will be approximately 10% slower in direct proportion of the actual vs. indicated sample rate. This scale of difference should not be important in relation to the dedicated end uses of the Slow Timer Clock.

12.5. CLOCK GENERATION BLOCK




Figure 14: PLL and Clock Select Circuit

The NAU8500 has two basic clock modes that support the ADC. It can accept external clocks in the slave mode, or in the master mode, it can generate the required clocks from an external reference frequency using an internal PLL (Phase Locked Loop). The internal PLL is a fractional type scaling PLL, and therefore, a very wide range of external reference frequencies can be used to create accurate audio sample rates.

Separate from this ADC clock subsystem, audio data are clocked to and from the NAU8500 by means of the control logic described in the Digital Audio Interfaces section. The Frame Sync (FS) and Bit Clock (BCLK) pins in the Digital Audio Interface manage the audio bit rate and audio sample rate for this data flow.

It is important to understand that the Digital Audio Interface does not determine the sampling rate for the ADC and instead, this rate is derived exclusively from the Internal Master Clock (IMCLK). It is therefore a requirement that the Digital Audio Interface and data converters be operated synchronously, and that the FS, BCLK, and IMCLK signals are all derived from a common reference frequency. If these three clocks signals are not synchronous, audio quality will be reduced.

The IMCLK is always exactly 256 times the sampling rate of the data converters. IMCLK is output from the Master Clock Prescaler. The prescaler reduces by an integer division factor the input frequency input clock. The source of this input frequency clock is either the external MCLK pin, or the output from the internal PLL Block.

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x01	0	0	0	PLLEN	MICBIASEN	ABIASEN	IOBUFEN	REFIMP		
0x06	CLKM	MCLKSEL[2:0]			BCLKSEL[2:0]			0	CLKIOEN	0x140
0x07	0	0	0	0	0	SMPLR[2:0]		SCLKEN	0x000	
0x24	0	0	0	0	PLLMCLK	PLLN[3:0]			0x008	
0x25	0	0	0	PLLK[23:18]						0x00C
0x26	PLLK[17:9]									0x093
0x27	PLLK[8:0]									0x0E9

Table 17: Registers associated with PLL

In Master Mode, the IMCLK signal is used to generate FS and BCLK signals that are driven onto the FS and BCLK pins and input to the Digital Audio Interface. FS is always IMCLK/256 and the duty cycle of FS is automatically adjusted to be correct for the mode selected in the Digital Audio Interface. The frequency of BCLK may optionally be divided to optimize the bit clock rate for the application scenario.

In Slave Mode, there is no connection between IMCLK and the FS and BCLK pins. In this mode, FS and BCLK are strictly input pins, and it is the responsibility of the system designer to insure that FS, BCLK, and IMCLK are synchronous and scaled appropriately for the application.

12.5.1. Phase Locked Loop (PLL) General description

The PLL may be optionally used to multiply an external input clock reference frequency by a high resolution fractional number. To enable the use of the widest possible range of external reference clocks, the PLL block includes an optional divide-by-two prescaler for the input clock, a fixed divide-by-four scaler on the PLL output, and an additional programmable integer divider that is the Master Clock Prescaler.

The high resolution fraction for the PLL is the ratio of the desired PLL oscillator frequency (f_2), and the reference frequency at the PLL input (f_1). This can be represented as $R = f_2/f_1$, with R in the form of a decimal number: xy.abcdefgh. To program the NAU8500, this value is separated into an integer portion (“xy”), and a fractional portion, “abcdefgh”. The fractional portion of the multiplier is a value that when represented as a 24-bit binary number (stored in three 9-bit registers on the NAU8500), very closely matches the exact desired multiplier factor.

To keep the PLL within its optimal operating range, the integer portion of the decimal number (“xy”), must be any of the following decimal values: 6, 7, 8, 9, 10, 11, or 12. The input and output dividers outside of the PLL are often helpful to scale frequencies as needed to keep the “xy” value within the required range. Also, the optimum PLL oscillator frequency is in the range between 90MHz and 100MHz, and thus, it is best to keep f_2 within this range.

In summary, for any given design, choose:

Equations	Description	Notes
$IMCLK = (256) * (\text{desired ADC sample rate})$	IMCLK = desired Master Clock	
$f_2 = (4 * P * IMCLK)$	where P is the Master Clock divider integer value; optimal f_2 : $90MHz < f_2 < 100MHz$	The integer values for D and P are chosen to keep the PLL in its optimal operating range. It may be best to assign initial values of 1 to both D and P, and then by inspection, determine if they should be a different value.
$f_1 = (MCLK / D)$	where D is the PLL Prescale factor of 1, or 2, and MCLK is the frequency at the MCLK pin	
$R = f_2 / f_1 = xy.abcdefg$ decimal value	which is the fractional frequency multiplication factor for the PLL	
$N = xy$	truncated integer portion of the R value and limited to decimal value 6, 7, 8, 9, 10, 11, or 12	
$K = (2^{24}) * (0.abcdefg)$	rounded to the nearest whole integer value then converted to a binary 24-bit value	

Table 18: Registers associated with PLL

12.5.2. Phase Locked Loop (PLL) Design Example

In an example application, a desired sample rate for the ADC is known to be 48.000kHz. Therefore, it is also known that the IMCLK rate will be 256fs, or 12.288MHz. Because there is a fixed divide-by-four scaler on the PLL output, then the desired PLL oscillator output frequency will be 49.152MHz.

In this example system design, there is an available 12.000MHz clock from the USB subsystem. To reduce system cost, this clock will also be used for audio. Therefore, to use the 12MHz clock for audio, the desired fractional multiplier ratio would be $R = 49.152/12.000 = 4.096$. This value, however, does not meet the requirement that the “xy” whole number portion of the multiplier be in the inclusive range between 6 and 12. To meet the requirement, the Master Clock Prescaler can be set for an additional divide-by-two factor. This now makes the PLL required oscillator frequency 98.304 MHz, and the improved multiplier value is now $R = 98.304/12.000 = 8.192$.

To complete this portion of the design example, the integer portion of the multiplier is truncated to the value, 8 and the fractional portion is multiplied by 2^{24} , as to create the needed 24-bit binary fractional value. The calculation for this is: $(2^{24})(0.192) = 3221225.472$.

It is best to round this value to the nearest whole value of 3221225, or hexadecimal 0x3126E9.

Below are additional examples of results for this calculation applied to commonly available clock frequencies and desired IMCLK 256fs sample rates.

MCLK (MHz)	Desired Output (MHz)	Input Frequency (f ₁)	f ₂ (MHz)	MCLK Divider bits	R	N (Hex)	K (Hex)	Actual Register Setting		
								PLLK[23:18]	PLLK[17:9]	PLLK[8:0]
12.0	11.28960	MCLK/1	90.3168	f _{PLL} /2	7.526400	7	86C226	21	161	26
12.0	12.28800	MCLK/1	98.3040	f _{PLL} /2	8.192000	8	3126E9	0C	93	E9
14.4	11.28960	MCLK/1	90.3168	f _{PLL} /2	6.272000	6	45A1CA	11	D0	1CA
14.4	12.28800	MCLK/1	98.3040	f _{PLL} /2	6.826667	6	D3A06D	34	1D0	6D
19.2	11.28960	MCLK/2	90.3168	f _{PLL} /2	9.408000	9	6872B0	1A	39	B0
19.2	12.28800	MCLK/2	98.3040	f _{PLL} /2	10.240000	10	3D70A3	0F	B8	A3
19.8	11.28960	MCLK/2	90.3168	f _{PLL} /2	9.122909	9	1F76F8	07	1BB	F8
19.8	12.28800	MCLK/2	98.3040	f _{PLL} /2	9.929697	9	EE009E	3B	100	9E
24.0	11.28960	MCLK/2	90.3168	f _{PLL} /2	7.526400	7	86C226	21	161	26
24.0	12.28800	MCLK/2	98.3040	f _{PLL} /2	8.192000	8	3126E9	0C	93	E9
26.0	11.28960	MCLK/2	90.3168	f _{PLL} /2	6.947446	6	F28BD4	3C	145	1D4
26.0	12.28800	MCLK/2	98.3040	f _{PLL} /2	7.561846	7	8FD526	23	1EA	126

Table 19: PLL Frequency Examples

12.6. CONTROL INTERFACE

The NAU8500 features 2-Wire serial bus interfaces that provide access to the control registers.

12.6.1. 2-WIRE Serial Control Mode (I²C Style Interface)

The NAU8500 supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. Therefore, the 2-Wire operates as slave interface. All communication over the 2-Wire interface is conducted by sending the MSB of each byte of data first.

12.6.1.1. 2-WIRE Protocol Convention

All 2-Wire interface operations must begin with a START condition, which is a HIGH to LOW transition of SDIO while SCLK is HIGH. All 2-Wire and all interface operations are terminated by a STOP condition, which is a LOW to HIGH transition of SDIO while SCLK is HIGH. A STOP condition at the end of a read or write operation places the device in standby mode. An acknowledge (ACK), is a software convention used to indicate a successful data transfer. The transmitting device, either master or slave, releases the SDIO bus after transmitting eight bits. During the ninth clock cycle, the receiver pulls the SDIO line LOW to acknowledge the reception of the eight bits of data.

Following a START condition, the master must output a device address byte. The 7-MSB bits “0011010” are the device address. The LSB of the device address byte is the R/W bit and defines a read (R/W = 0) or write (R/W = 1) operation. When this, R/W, bit is a “1”, then a read operation is selected and when “0” the device selects a write operation. The device outputs an acknowledge LOW for a correct device address and HIGH for an incorrect device address on the SDIO pin.




Figure 15: Valid START Condition




Figure 16: Valid Acknowledge




Figure 17: Valid STOP Condition




Figure 18: Slave Address Byte, Control Address Byte, and Data Byte

12.6.1.2. 2-WIRE Write Operation

A Write operation consists of a two-byte instruction followed by one or more Data Bytes. A Write operation requires a START condition, followed by a valid device address byte, a valid control address byte, data byte(s), and a STOP condition. After each three bytes sequence, the NAU8500 responds with an ACK and the 2-Wire interface enters a standby state.




Figure 19: Byte Write Sequence

12.6.1.3. 2-WIRE Operation

This 2 wire operation consists of a three-byte instruction followed by one or more Data Bytes. The master initiates the operation issuing the following sequence: a START condition, device address byte with the R/W bit set to “0”, a control address byte, a second START condition, and a second device address byte with the R/W bit set to “1”.

After each of the three bytes, the NAU8500 responds with an ACK. Then the NAU8500 transmits Data Bytes as long as the master responds with an ACK during the SCLK cycle following the ninth bit of each byte. The master terminates the operation (issuing a STOP condition) following the last bit of the last Data Byte.

After reaching the memory location 7Fh the pointer “rolls over” to 00h, and the device continues to output data for each ACK received.




Figure 20: 2-Wire Read Sequence

12.7. DIGITAL AUDIO INTERFACES

NAU8500 only uses the Left channel to transfer data in normal mode. It supports an independent digital interface for voice and audio. The digital interface is used to output digital data from the ADC. The digital interface can be configured as Master mode or Slave mode.

Master mode is configured by setting CLKIOEN[0] address (0x06) bit to HIGH. The main clock (MCLK) of the digital interface is provided from an external clock either from a crystal oscillator or from a microcontroller. With an appropriate MCLK, the device generates bit clock (BCLK) and frame sync (FS) internally in the master mode. By generating the bit clock and frame sync internally, the NAU8500 has full control of the data transfer.

Slave mode is configured by setting CLKIOEN[0] address (0x06) bit to LOW. In this mode, an external controller has to supply the bit clock and the frame sync. The NAU8500 uses ADCOUT, FS, and BCLK pins to control the digital interface. Care needs to be exercised when designing a system to operate the NAU8500 in this mode as the relationship between the sample rate, bit clock, and frame sync needs to be controlled by other controller. In both modes of operation, the internal MCLK and MCLK prescalers determine the sample rate for the ADC.

The output state of the ADCOUT pin by default is pulled-low. Depending on the application, the output can be configured to be Hi-Z, pull-low, pull-high, Low or High. To configure the output, three different bits have to be set. First the output switched to the mask by setting PUDOEN[5] address (0x3C), then the mask has to be enabled by setting PUDPE[4] address (0x3C) and finally output state select pulled up or down by PUDPS[3] address (0x3C). Six different audio formats are supported by NAU8500 with MSB first and they are as follows.

AIFMT[4] Addr: (0x04)	AIFMT[3] Addr: (0x04)	PCMTSEN[8] Addr: (0x3C)	PCMB[1] Addr: (0x3C)	PCM Mode
0	0	0	1	PCM B
0	0	0	0	Right Justified
0	1	0	0	Left Justified
1	0	0	0	I ² S
1	1	0	0	PCM A
1	1	1	0	PCM Time Slot

Table 20: Standard Interface modes

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x04	BCLKP	FSP	WLEN[1:0]		AIFMT[1:0]		0	ADCPHS	0	0x050
0x06	CLKM	MCLKSEL[2:0]			BCLKSEL[2:0]			0	CLKIOEN	0x140
0x3B	TSLOT[8:0]									0x000
0x3C	PCMTSEN	TRI	PCM8BIT	PUDOEN	PUDPE	PUDPS	LOUTR	PCMB	TSLOT[9:8]	0x000

Table 21: Audio Interface Control Registers

12.7.1. Right Justified audio data

In right justified interface (normal mode), the left channel serial audio data is synchronized with the frame sync. Left channel data is transferred during the HIGH frame sync. The MSB data is sampled first. The data is latched on the last rising edge of BCLK before frame sync transition (FS). The LSB is aligned with the falling edge of the frame sync signal (FS). Right justified format is selected by setting AIFMT[1:0] address (0x04) to "00" binary in conjunction with PCMTSEN[8] address (0x3C) set to LOW.




Figure 21: Right Justified Audio Interface (Normal Mode)

NAU8500 features a special mode where the device outputs Left channel data to both Left and Right channels. This is accomplished by setting LOUTR[2] address (0x3C) to "1"




Figure 22: Right Justified Audio Interface (Special mode)

12.7.2. Left Justified audio data

In Left justified interface (normal mode), the left channel serial audio data is synchronized with the frame sync. Left channel data is transferred during the HIGH frame sync. The MSB data is sampled first and is available on the first rising edge of BCLK following a frame sync transition (FS). Left justified format is selected by setting AIFMT[1:0] address (0x04) to "01" binary in conjunction with PCMTSEN[8] address (0x3C) set to LOW.




Figure 23: Left Justified Audio Interface (Normal Mode)

NAU8500 features a special mode where the device outputs Left channel data to both Left and Right channels. This is accomplished by setting LOUTR[2] address (0x3C) to "1"




Figure 24: Left Justified Audio Interface (Special mode)

12.7.3. I²S audio data

In I²S interface (normal mode), the left channel serial audio data is synchronized with the frame sync. Left channel data is transferred during the LOW frame sync. The MSB data is sampled first. The data is latched on the second rising edge of BCLK following a frame sync transition (FS). I²S format is selected by setting AIFMT[1:0] address (0x04) to "10" binary in conjunction with PCMTSEN[8] address (0x3C) set to LOW.




Figure 25: I2S Audio Interface (Normal Mode)

NAU8500 features a special mode where the device outputs Left channel data to both Left and Right channels. This is accomplished by setting LOUTR[2] address (0x3C) to "1"




Figure 26: I2S Audio Interface (Special mode)

12.7.4. PCM audio data

In PCM interface (normal mode), the left channel serial audio data is synchronized with the frame sync. Left channel data is transferred during the LOW frame sync. The MSB data is sampled first. The data is latched on the second rising edge of BCLK following a frame sync transition (FS). PCM format is selected by setting AIFMT[4:3] address (0x04) to “11” binary in conjunction with PCMTSEN[8] address (0x3C) set to LOW.

The digital data can be forced to appear on the right phase of the FS by setting ADCPHS[0] address (0x04) bit to HIGH respectively. The starting point of the right phase data depends on the word length WLEN[6:5] address (0x04) after the frame sync transition (FS).




Figure 27: PCM Mode Audio Interface (Normal Mode)

NAU8500 features a special mode where the device outputs Left channel data to both Left and Right channels. This is accomplished by setting LOUTR[2] address (0x3C) to “1”




Figure 28: PCM Mode Audio Interface (Special mode)

12.7.5. PCM Time Slot audio data

In PCM Time-Slot interface (normal mode), the left channel serial audio data is synchronized with the frame sync. Left channel data is transferred during the LOW frame sync. The MSB data is sampled first. The starting point of the timeslot is controlled by a 10-bit byte TSLOT[9:0] address (0x3B and 0x3C). The data is latched on the first rising edge of BCLK following a frame sync transition (FS) providing PCM is in timeslot zero (TSLOT[9:0] = 000). PCM Time-Slot format is selected by setting AIFMT[4:3] address (0x04) to “11” binary in conjunction with PCMTSEN[8] address (0x3C) set to HIGH. The digital data can be forced to appear on the right phase of the FS by setting ADCPHS[0] address (0x04) to HIGH. The starting point of the right phase data depends on the word length WLEN[6:5] address (0x04) and timeslot assignment TSLOT[9:0] address (0x3B and 0x3C) after the frame sync transition (FS Tri-stating on the negative edge allows the transmission of data by multiple sources in adjacent timeslots without the risk of driver contention).




Figure 29: PCM Time Slot Mode (Time slot = 0) (Normal Mode)

NAU8500 features a special mode where the device outputs Left channel data to both Left and Right channels. This is accomplished by setting LOUTR[2] address (0x3C) to “1”




Figure 30: PCM Time Slot Mode (Time slot = 0) (Special mode)

12.7.6. Companding

Companding is used in digital communication systems to optimize signal-to-noise ratios with reduced data bit rates, and make use of non-linear algorithms. NAU8500 supports two different types of companding A-law and μ -law on both transmit and receive sides. A-law algorithm is used in European communication systems and μ -law algorithm is used by North America, Japan, and Australia. This feature is enabled by setting ADCCM[2:1] address (0x05) register bits. Companding converts 13 bits (μ -law) or 12 bits (A-law) to 8 bits using non-linear quantization. The companded signal is an 8-bit word containing sign (1-bit), exponent (3-bits) and mantissa (4-bits). As recommended by the G.711 standard (all 8-bits are inverted for μ -law, all even data bits are inverted for A-law).

Setting CMB8[5] address 0x05 to 1 will cause the PCM interface to use 8-bit word length for data transfer, overriding the word length configuration setting in WLEN[6:5] address 0x04.

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x05	0	0	0	CMB8	0	0	ADCCM[1:0]		ADDAP	0x000

Table 22: Companding Control

The following equations for data compression (as set out by ITU-T G.711 standard):

μ -law (where $\mu=255$ for the U.S. and Japan):

$$F(x) = \ln(1 + \mu|x|) / \ln(1 + \mu) \quad -1 \leq x \leq 1$$

A-law (where A=87.6 for Europe):

$$F(x) = A|x| / (1 + \ln A) \quad \text{for } x \leq 1/A$$

$$F(x) = (1 + \ln A|x|) / (1 + \ln A) \quad \text{for } 1/A \leq x \leq 1$$

12.8. POWER SUPPLY

This device has been designed to operate reliably using a wide range of power supply conditions and power-on/power-off sequences. There are no special requirements for the sequence or rate at which the various power supply pins change. Any supply can rise or fall at any time without harm to the device. However, pops and clicks may result from some sequences. Optimum handling of hardware and software power-on and power-off sequencing is described in more detail in the Power Up/Down Sequencing section of this document.

12.8.1. Power-On Reset

The NAU8500 does not have an external reset pin. The device reset function is automatically generated internally when power supplies are too low for reliable operation. The internal reset is generated any time that either VDDA or VDDD is lower than is required for reliable maintenance of internal logic conditions. The threshold voltage for VDDA is approximately $\sim 1.52\text{Vdc}$ and the threshold voltage for VDDD is approximately $\sim 0.67\text{Vdc}$. Note that these are much lower voltages than are required for normal operation of the chip. These values are mentioned here as general guidance as to overall system design.

If either VDDA or VDDD is below its respective threshold voltage, an internal reset condition may be asserted. During this time, all registers and controls are set to the hardware determined initial conditions. Software access during this time will be ignored, and any expected actions from software activity will be invalid.

When both VDDA and VDDD reach a value above their respective thresholds, an internal reset pulse is generated which extends the reset condition for an additional time. The duration of this extended reset time is approximately 50 microseconds, but not longer than 100 microseconds. The reset condition remains asserted during this time. If either VDDA or VDDD at any time becomes lower than its respective threshold voltage, a new reset condition will result. The reset condition will continue until both VDDA and VDDD again higher than their respective thresholds. After VDDA and VDDD are again both greater than their respective threshold voltage, a new reset pulse will be generated, which again will extend the reset condition for not longer than an additional 100 microseconds.

12.8.2. Power Related Software Considerations

There is no direct way for software to determine that the device is actively held in a reset condition. If there is a possibility that software could be accessing the device sooner than 100 microseconds after the VDDA and VDDD supplies are valid, the reset condition can be determined indirectly. This is accomplished by writing a value to any register other than register 0x00, with that value being different than the power-on reset initial values. The optimum choice of register for this purpose may be dependent on the system design, and it is recommended the system engineer choose the register and register test bit for this purpose. After writing the value, software will then back the same register. When the register test bit is back as the new value, instead of the power-on reset initial value, software can reliably determine that the reset condition has ended.

Although it is not required, it is strongly recommended that a Software Reset command should be issued after power-on and after the power-on-reset condition is ended. This will help insure reliable operation under every power sequencing condition that could occur.

12.8.3. Software Reset

The control registers can be reset to default conditions by writing any value to RST address (0x00), using any of the control interface modes. Writing valid data to any other register disables the reset, but all registers will need to be initiated again appropriate to the operation. See the applications section on powering NAU8500 up for information on avoiding pops and clicks after a software reset.

12.8.4. Power Up/Down Sequencing

Most audio products have issues during power up and power down in the form of pop and click noise. To avoid such issues the NAU8500 provides four different power supplies VDDA, and VDDD with separated grounds VSSA, and VSSD. The audio ADC circuitry, the input amplifiers, the audio ADC and the PLL, and so on, can be powered up and down individually by software control via 2-Wire interface. The zero cross function should be used when changing the volume in the PGAs to avoid any audible pops or clicks. There are two different modes of operation 5.0V and 3.3V mode. The recommended power-up and power-down sequences for both the modes are outlined as following.

Power Up	
Name	VDDSPK - 3.3V operation
Power supplies	Analog – VDDA
	Digital – VDDD
Power Management	REFIMP[1:0] as required (value of the REFIMP bits based on the startup time which is a combination of the reference impedance and the decoupling capacitor on VREF)
	ABIASEN[3] = 1 (enables the internal device bias for all analog blocks)
	IOBUFEN[2] = 1 (enables the internal device bias buffer)
Clock divider	CLKIOEN[0] if required
	BCLKSEL[4:2] if required
	MCLKSEL[7:5] if required
PLL	PLLEN[5] if required
ADC	ADCEN[0] = 1

Table 23: Power up sequence

Name	Power Down
Power Management	PWRM1 = 0x000
Power supplies	Analog – VDDA
	Digital – VDDD

Table 24: Power down Sequence

12.8.5. Reference Impedance (REFIMP) and Analog Bias

Before the device is functional or any of the individual analog blocks are enabled REFIMP[1:0] address (0x01) and ABIASEN[3] address (0x01) must be set. The REFIMP[1:0] bits control the resistor values (“R” in Figure3) that generates the mid supply reference, VREF. REFIMP[1:0] bits control the power up ramp rate in conjunction with the external decoupling capacitor. A small value of “R” allows fast ramp up of the mid supply reference and a large value of “R” provides higher PSRR of the mid supply reference.

The master analog biasing of the device is enabled by setting ABIASEN[3] address (0x01). This bit has to be set before for the device to function.

12.8.6. Power Saving

Saving power is one of the critical features in a semiconductor device specially ones used in the Bluetooth headsets and handheld device. NAU8500 has two oversampling rates 64x and 128x. The default mode of operation for the ADC is in 64x oversampling mode which is set by programming ADCOS[3] address (0x0E) respectively to LOW. Power is saved by choosing 64x oversampling rate compared to 128x oversampling rate but slightly degrades the noise performance. To each lowest power possible after the device is functioning set ABIASEN[3] address (0x01) bit to LOW.

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x01	0	0	0	PLLEN	MICBIASEN	ABIASEN	IOBUFEN	REFIMP		0x000
0x0E	1	0	0	0	0	ADCOS	0	0	ADCPL	0x100
0x3A	LPIPBST	LPADC	0	0	MICBIASM	TRIMREG[3:2]		IBADJ[1:0]		0x000

Table 25: Registers associated with Power Saving

12.8.7. Estimated Supply Currents

NAU8500 can be programmed to enable or disable various analog blocks individually. The table below shows the amount of current consumed by certain analog blocks. Sample rate settings will vary current consumption of the VDDD supply. VDDD consumes approximately 4mA with VDDD = 1.8V and fs = 48kHz. Lower sampling rates will draw lower current.

BIT	Address	VDDA CURRENT
REFIMP[1:0]	0x01	10K => 300 uA 161k/595k < 100 uA
IOBUFEN[2]		40uA
ABIASEN[3]		600uA
MICBIASEN[4]		500 uA
PLLEN[5]		2.5mA Clocks Applied
ADCEN[0]	0x02	x64 - ADCOS= 0 => 2.0mA x128 - ADCOS= 1 => 3.0mA
PGAEN[2]		400uA
BSTEN[4]		200 uA

Table 26: VDDA 3.3V Supply Current

13. REGISTER DESCRIPTION

Register Address		Register Names	Register Bits									Default	
DEC	HEX		D8	D7	D6	D5	D4	D3	D2	D1	D0		
0	0	Software Reset	RESET (SOFTWARE)									000	
POWER MANAGEMENT													
1	01	Power Management 1	0	0	0	PLLEN	MICBIASEN	ABIASEN	IOBUFEN	REFIMP		000	
2	02	Power Management 2	0	0	0	0	BSTEN	0	PGAEN	0	ADCEN	000	
AUDIO CONTROL													
4	04	Audio Interface	BCLKP	FSP	WLEN[1:0]		AIFMT[1:0]		0	ADCPHS	0	050	
5	05	Companding	0	0	0	0	0	0	ADCCM[1:0]		ADDAP	000	
6	06	Clock Control 1	CLKM	MCLKSEL[2:0]			BCLKSEL[2:0]			0	CLKIOEN	140	
7	07	Clock Control 2	0	0	0	0	0	SMPLR[2:0]			SCLKEN	000	
14	0E	ADC CTRL	HPFEN	HPFAM	HPF[2:0]			ADCOS	0	0	ADCPL	100	
15	0F	ADC Volume	0	ADCGAIN								0FF	
EQUALISER													
18	0x12	EQ1-Low Cutoff	EQEN	0	EQ1CF[1:0]		EQ1GC[4:0]					12C	
19	0x13	EQ2-Peak 1	EQ2BW	0	EQ2CF[1:0]		EQ2GC[4:0]					02C	
20	0x14	EQ3-Peak 2	EQ3BW	0	EQ3CF[1:0]		EQ3GC[4:0]					02C	
21	0x15	EQ4-Peak3	EQ4BW	0	EQ4CF[1:0]		EQ4GC[4:0]					02C	
22	0x16	EQ5-High Cutoff	0	0	EQ5CF[1:0]		EQ5GC[4:0]					02C	
NOTCH FILTER													
27	1B	Notch Filter High	NFCU	NFCEN	NFCA0[13:7]							000	
28	1C	Notch Filter Low	NFCU	0	NFCA0[6:0]							000	
29	1D	Notch Filter High	NFCU	0	NFCA1[13:7]							000	
30	1E	Notch Filter Low	NFCU	0	NFCA1[6:0]							000	
ALC CONTROL													
32	20	ALC CTRL 1	ALCEN	0	0	ALCMXGAIN[2:0]			ALCMNGAIN[2:0]			038	
33	21	ALC CTRL 2	ALCZC	ALCHT[3:0]				ALCSL[3:0]					00B
34	22	ALC CTRL 3	ALCM	ALCDCY[3:0]				ALCATK[3:0]					032
35	23	Noise Gate	0	0	0	0	0	ALCNEN	ALCNTH[2:0]			000	
PLL CONTROL													
36	24	PLL N CTRL	0	0	0	0	PLLMCLK	PLLN[3:0]				008	
37	25	PLL K 1	0	0	0	PLLK[23:18]						00C	
38	26	PLL K 2	PLLK[17:9]									093	
39	27	PLL K 3	PLLK[8:0]									0E9	
INPUT, and MIXER CONTROL													
44	2C	Input CTRL	MICBIASV		0	0	0	0	0	NMICPGA	PMICPGA	003	
45	2D	PGA Gain	0	PGAZC	PGAMT	PGAGAIN[5:0]						010	
47	2F	ADC Boost	PGABST	0	PMICBSTGAIN			0	0	0	0	100	
LOW POWER CONTROL													

Register Address		Register Names	Register Bits									Default
DEC	HEX		D8	D7	D6	D5	D4	D3	D2	D1	D0	
58	3A	Power Management 4	LPIPBST	LPADC	0	0	MICBIASM	TRIMREG	IBADJ		000	
PCM TIME SLOT & ADCOUT IMPEDANCE OPTION CONTROL												
59	3B	Time Slot	TSLOT[8:0]									000
60	3C	ADCOUT Drive	PCMTSEN	TRI	PCM8BIT	PUDOEN	PUDPE	PUDPS	LOUTR	PCMB	TSLOT[9:8]	020
REGISTER ID												
62	3E	Silicon Revision	0	1	1	1	0	1	1	1	1	0EF
63	3F	2-Wire ID	0	0	0	0	1	1	0	1	0	01A
64	40	Additional ID	0	1	1	0	0	1	0	1	0	0CA
65	41	Reserved	1	0	0	1	0	0	1	0	0	124
70	46	ALC Enhancements 1	ALCTBLSEL	ALCPKSEL	ALCNGSEL	ALCGAINL (ONLY)					000	
71	47	ALC Enhancements 2	PKLIMEN	0	0	1	1	1	0	0	1	039
73	49	Additional IF CTRL	0	FSERRVAL[1:0]		FSERFLSH	FSERRENA	NFDLY	0	PLLLOCKP	0	000
75	4B	Power/Tie-off CTRL	0	0	0	0	0	0	MANVREFH	MANVREFM	MANVREFL	000
76	4C	AGC P2P Detector	P2PDET (ONLY)									000
77	4D	AGC Peak Detector	PDET (ONLY)									000
78	4E	Control and Status	0	0	0	0	NSGATE	0	0	0	FTDEC	000

13.1. SOFTWARE RESET

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x00	RESET (SOFTWARE)									0x000

This is device Reset register. Performing a write instruction to this register with any data will reset all the bits in the register map to default.

13.2. POWER MANAGEMENT REGISTERS

13.2.1. Power Management 1

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x01	0	0		PLLEN	MICBIASEN	ABIASEN	IOBUFEN	REFIMP[1:0]		0x000

Name	Reserved	Reserved	PLL enable	Microphone Bias Enable	Analogue amplifier bias control	Unused input/output tie off buffer enable
Bit	Reserved	Reserved	PLLEN[5]	MICBIASEN[4]	ABIASEN[3]	IOBUFEN[2]
0	NA	NA	Disable	Disable	Disable	Disable
1			Enable	Enable	Enable	Enable

There are three different reference impedance selections to choose from as follows:

VREF REFERENCE IMPEDANCE SELECTION ("R" refers to "R" as shown in Figure3)		
REFIMP[1]	REFIMP[0]	Mode
0	0	Disable
0	1	R = 80 kΩ
1	0	R = 300 kΩ
1	1	R = 3 kΩ

13.2.2. Power Management 2

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x02	0	0	0	0	BSTEN	0	PGAEN	0	ADCEN	0x000

Name	Input Boost Enable	MIC(+/-) PGA Enable	ADC Enable
Bit	BSTEN[4]	PGAEN[2]	ADCEN[0]
0	Stage Disable	Disable	Disable
1	Stage Enable	Enable	Enable

13.2.3. Power Management 3

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x03	0	0	0	0	BIASGEN	0	0	0	0	0x000

Name	Reserved	Reserved	Reserved	Bias Enable	Reserved	Reserved	Reserved
Bit	0	0	0	BIASGEN[4]	0	0	0
0	Reserved	Reserved	Reserved	Disable	Reserved	Reserved	Reserved
1				Enable			

13.3. AUDIO CONTROL REGISTERS

13.3.1. Audio Interface Control

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x04	BCLKP	FSP	WLEN[1:0]		AIFMT[1:0]		0	ADCPHS	0	0x050

The following table explains the PCM control register bits.

Name	BCLK Polarity	Frame Clock Polarity	Reserved	ADC Data 'right' or 'left' phases of FRAME clock
Bit	BCLKP[8]	FSP[7]	Reserved	ADCPHS[1]
0	Normal	Normal	NA	ADC data appear in 'left' phase of FRAME
1	Inverted	Inverted	NA	ADC data appears in 'right' phase of FRAME

There are three different ADC modes to choose from as follows:

Word Length Selection		
WLEN[6]	WLEN[5]	Bits
0	0	16
0	1	20
1	0	24
1	1	32

Audio Data Format Select		
AIFMT[4]	AIFMT[3]	Format
0	0	Right Justified
0	1	Left Justified
1	0	I ² S
1	1	PCM A

13.3.2. Audio Interface Companding Control

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x05	0	0	0	CMB8	0	0	ADCCM[1:0]		0	0x000

Companding Mode 8-bit word enable		ADC Companding Select		
CMB8[5]	Mode	ADCCM[2]	ADCCM[1]	Mode
0	normal operation	0	0	Disabled
1	8-bit operation	0	1	Reserved
		1	0	μ-Law
		1	1	A-Law

13.3.3. Clock Control Register

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x06	CLKM	MCLKSEL[2:0]			BCLKSEL[2:0]			0	CLKIOEN	0x140

Master Clock Selection			
MCLKSEL [7]	MCLKSEL [6]	MCLKSEL [5]	Mode
0	0	0	÷ 1
0	0	1	÷ 1.5
0	1	0	÷ 2
0	1	1	÷ 3
1	0	0	÷ 4
1	0	1	÷ 6
1	1	0	÷ 8
1	1	1	÷ 12

Bit Clock Select			
BCLKSEL [4]	BCLKSEL [3]	BCLKSEL [2]	Mode
0	0	0	÷ 1 (BCLK=MCLK)
0	0	1	÷ 2 (BCLK=MCLK/2)
0	1	0	÷ 4
0	1	1	÷ 8
1	0	0	÷ 16
1	0	1	÷ 32
1	1	0	Reserved
1	1	1	Reserved

Name	Source of Internal Clock	FRAME and BCLK
Bit	CLKM[8]	CLKIOEN[0]
0	MCLK (PLL Bypassed)	Slave Mode
1	MCLK (PLL Output)	Master Mode

13.3.4. Audio Sample Rate Control Register

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x07	0	0	0	0	0	SMPLR[2:0]			SCLKEN	0x000

The Audio sample rate configures the coefficients for the internal digital filters

Sample Rate Selection			
SMPLR[3]	SMPLR[2]	SMPLR[1]	Mode (Hz)
0	0	0	48 k
0	0	1	32 k
0	1	0	24 k
0	1	1	16 k
1	0	0	12 k
1	0	1	8 k
1	1	0	Reserved
1	1	1	Reserved

NAU8500 provides a slow clock to be used for both the jack insert detect debounce circuit and the zero cross timeout.

Bit	Slow Clock Enable
SCLKEN[0]	
0	MCLK
1	PLL Output (Period $2^{21} * MCLK$)

13.3.5. ADC Control Register

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x0E	HPFEN	HPFAM	HPF[2:0]			ADCOS	0	0	ADCPL	0x100

Name	High Pass Filter Enable	Audio or Application Mode	Over Sample Rate	ADC Polarity
Bit	HPFEN[8]	HPFAM[7]	ADCOS[3]	ADCPL[0]
0	Disable	Audio (1 st order, $f_c \sim 3.7$ Hz)	64x (Lowest power)	Normal
1	Enable	Application (2 nd order, $f_c =$ HPF)	128x (best SNR)	Inverted

High Pass Filter			fs (kHz)								
HPF[6]	HPF[5]	HPF[4]	SMPLR=101 SMPLR=100			SMPLR=011 SMPLR=010			SMPLR=001 SMPLR=000		
B2	B1	B0	8	11.025	12	16	22.05	24	32	44.1	48
0	0	0	82	113	122	82	113	122	82	113	122
0	0	1	102	141	153	102	141	153	102	141	153
0	1	0	131	180	156	131	180	156	131	180	156
0	1	1	163	225	245	163	225	245	163	225	245
1	0	0	204	281	306	204	281	306	204	281	306
1	0	1	261	360	392	261	360	392	261	360	392
1	1	0	327	450	490	327	450	490	327	450	490
1	1	1	408	563	612	408	563	612	408	563	612

13.3.6. ADC Gain Control Register

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x0F	0	ADCGAIN								0x0FF

ADC Gain									
ADCGAIN[7:0]								Mode (dB)	
B7	B6	B5	B4	B3	B2	B1	B0		
0	0	0	0	0	0	0	0	0	Unused
0	0	0	0	0	0	0	0	1	-127.0
0	0	0	0	0	0	0	1	0	-126.5
0	0	0	0	0	0	0	1	1	-126.0
ADC Gain Range -127dB to 0dB @ 0.5 increments									
1	1	1	1	1	1	0	0	0	-1.5
1	1	1	1	1	1	0	1	0	-1.0
1	1	1	1	1	1	1	0	0	-0.5
1	1	1	1	1	1	1	1	1	0.0

13.4. 5-BAND EQUALIZER CONTROL REGISTERS

Address	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x12	EQEN	0	EQ1CF[1:0]		EQ1GC[4:0]				0x12C	
0x13	EQ2BW	0	EQ2CF[1:0]		EQ2GC[4:0]				0x02C	
0x14	EQ3BW	0	EQ3CF[1:0]		EQ3GC[4:0]				0x02C	
0x15	EQ4BW	0	EQ4CF[1:0]		EQ4GC[4:0]				0x02C	
0x16	0	0	EQ5CF[1:0]		EQ5GC[4:0]				0x02C	

Equalizer Gain						Mode (dB)				
EQ1GC, EQ2GC, EQ3GC, EQ4GC, EQ5GC [4:0]					B4		B3	B2	B1	B0
B4	B3	B2	B1	B0						
0	0	0	0	0	0	+12				
0	0	0	0	1	1	+11				
...				
0	1	0	1	1	1	+1				
0	1	1	0	0	0	0				
0	1	1	0	1	1	-1				
Equalizer Gain Range -12dB to +12dB @ 1.0 increment										
...				
1	0	1	1	1	1	-11				
1	1	0	0	0	0	-12				
1	1	0	0	1	1	Reserved				
To										
1	1	1	1	1	1					

		Center Frequencies		
B1	B0	EQ2CF[6:5]	EQ3CF[6:5]	EQ4CF[6:5]
0	0	230	650	1.8 k
0	1	300	850	2.4 k
1	0	385	1.1 k	3.2 k
1	1	500	1.4 k	4.1 k

		Cut-off Frequencies	
B1	B0	EQ1CF[6:5]	EQ5CF[6:5]
0	0	80	5.3 k
0	1	105	6.9 k
1	0	135	9.0 k
1	1	175	11.7 k

Bit	Bandwidth Control	Equalizer En
	EQ2BW – EQ4BW	EQEN[8]
0	Narrow bandwidth	Enable
1	Wide bandwidth	Disable

13.5. NOTCH FILTER REGISTERS

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x1B	NFCU	NFCEN	NFCA0[13:7]							0x000
0x1C	NFCU	0	NFCA0[6:0]							0x000
0x1D	NFCU	0	NFCA1[13:7]							0x000
0x1E	NFCU	0	NFCA1[6:0]							0x000

The Notch Filter is enabled by setting NFCEN[7] address (0x1B) bit to HIGH. The coefficients, A_0 and A_1 , should be converted to 2's complement numbers to determine the register values. A_0 and A_1 are represented by the register bits NFCA0[13:0] and NFCA1[13:0]. Since there are four register of coefficients, a Notch Filter Update bit is provided so that the coefficients can be updated simultaneously. NFCU[8] is provided in all registers of the Notch Filter coefficients but only one bit needs to be toggled for LOW - HIGH - LOW for an update. If any of the NFCU[8] bits are left HIGH then the Notch Filter coefficients will continuously update. An example of how to calculate is provided in the Notch Filter section.

Name	A ₀	A ₁	Notation	Register Value (DEC)
Coefficient	$\frac{1 - \tan\left(\frac{2\pi f_b}{2f_s}\right)}{1 + \tan\left(\frac{2\pi f_b}{2f_s}\right)}$	$-(1 + A_0) \times \cos\left(\frac{2\pi f_c}{f_s}\right)$	f _c = center frequency (Hz) f _b = -3dB bandwidth (Hz) f _s = sample frequency (Hz)	NFCA0 = -A ₀ × 2 ¹³ NFCA1 = -A ₁ × 2 ¹² (then convert to 2's complement)

13.6. AUTOMATIC LEVEL CONTROL REGISTER

13.6.1. ALC1 REGISTER

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x20	ALCEN	0	0	ALCMXGAIN[2:0]			ALCMNGAIN[2:0]			0x038

Maximum Gain			
ALCMXGAIN[2:0]			Mode
B2	B1	B0	
0	0	0	-6.75dB
0	0	1	-0.75dB
0	1	0	+5.25dB
0	1	1	+11.25dB
1	0	0	+17.25dB
1	0	1	+23.25dB
1	1	0	+29.25dB
1	1	1	+35.25dB

Minimum Gain			
ALCMNGAIN[2:0]			Mode
B2	B1	B0	
0	0	0	-12dB
0	0	1	-6dB
0	1	0	0dB
0	1	1	+6dB
1	0	0	+12dB
1	0	1	+18dB
1	1	0	+24dB
1	1	1	+30dB

Name	ALC Enable
Bit	ALCEN[8]
0	Disabled (PGA gain set by PGAGAIN register bits)
1	Enabled (ALC controls PGA gain)

13.6.2. ALC2 REGISTER

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x21	ALCZC	ALCHT[3:0]			ALCSL[3:0]					0x00B

ALC HOLD TIME before gain is increased.				
ALCHT[3:0]				ALC Hold Time (sec)
B7	B6	B5	B4	
0	0	0	0	0
0	0	0	1	2 ms
0	0	1	0	4 ms
Time Doubles with every increment				
1	0	0	0	256 ms
1	0	0	1	512 ms
1	0	1	0	1 s
To				
1	1	1	1	

ALC TARGET – sets signal level at ADC input				
ALCSL[3:0]				ALC Target Level (dB)
B3	B2	B1	B0	
0	0	0	0	-28.5 fs
0	0	0	1	-27 fs
0	0	1	0	25.5 fs
ALC Target Level Range -28.5dB to -6dB @ 1.5dB increments				
1	0	1	1	-12 fs
1	1	0	0	-10.5 fs
1	1	0	1	-9 fs
1	1	1	0	-7.5 fs
1	1	1	1	-6 fs

Name	ALC Zero Crossing Detect
Bit	ALCZC[8]
0	Disabled
1	Enabled

It is recommended that zero crossing should not be used in conjunction with the ALC or Limiter functions

13.6.3. ALC3 REGISTER

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x22	ALCM	ALCDCY[3:0]				ALCATK[3:0]				0x032

ALC DECAY TIME									
ALCDCY[3:0]				ALCM = 0 (Normal Mode)			ALCM = 1 (Limiter Mode)		
B3	B2	B1	B0	Per Step	Per 6dB	90% of Range	Per Step	Per 6dB	90% of Range
0	0	0	0	500 us	4 ms	28.78 ms	125 us	1 ms	7.2 ms
0	0	0	1	1 ms	8 ms	57.56 ms	250 us	2 ms	14.4 ms
0	0	1	0	2 ms	16 ms	115 ms	500 us	4 ms	28.8 ms
Time doubles with every increment									
1	0	0	0	128 ms	1 s	7.37 s	32 ms	256 ms	1.8 s
1	0	0	1	256 ms	2 s	14.7 s	64 ms	512 ms	3.7 s
1	0	1	0	512 ms	4 s	29.5 s	128 ms	1 s	7.37 s
To									
1	1	1	1						

ALC ATTACK TIME									
ALCATK[3:0]				ALCM = 0 (Normal Mode)			ALCM = 1 (Limiter Mode)		
B3	B2	B1	B0	Per Step	Per 6dB	90% of Range	Per Step	Per 6dB	90% of Range
0	0	0	0	125 us	1 ms	7.2 ms	31 us	248 us	1.8 ms
0	0	0	1	250 us	2 ms	14.4 ms	62 us	496 us	3.6 ms
0	0	1	0	500 us	4 ms	28.85 ms	124 us	992 us	7.15 ms
Time doubles with every increment									
1	0	0	0	26.5 ms	256 ms	1.53 s	7.9 ms	63.2 ms	455.8 ms
1	0	0	1	53 ms	512 ms	3.06 s	15.87 ms	127 ms	916 ms
1	0	1	0	128 ms	1 s	7.89 s	31.7ms	254 ms	1.83 s
To									
1	1	1	1						

13.7. NOISE GAIN CONTROL REGISTER

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x23	0	0	0	0	0	ALCNEN	ALCNTH[2:0]			0x000

Noise Gate Enable	
Bit	ALCNEN[3]
0	Disabled
1	Enabled

Noise Gate Threshold			
ALCNTH[2:0]			Mode
B2	B1	B0	
0	0	0	-39 dB
0	0	1	-45 dB
0	1	0	-51 dB
0	1	1	-57 dB
1	0	0	-63 dB
1	0	1	-69 dB
1	1	0	-75 dB
1	1	1	-81 dB

13.8. PHASE LOCK LOOP (PLL) REGISTERS

13.8.1. PLL Control Registers

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x24	0	0	0	0	PLLMCLK	PLLN[3:0]			0x008	

PLL Integer				Frequency Ratio
PLLN[3:0]				
B3	B2	B1	B0	
0	0	0	1	Not Valid
To				
0	1	0	0	
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
1	0	1	0	10
1	0	1	1	11
1	1	0	0	12
1	1	0	1	13
1	1	1	0	Not Valid
1	1	1	1	

PLL Clock	
Bit	PLLMCLK[4]
0	MCLK not divided
1	Divide MCLK by 2 before input PLL

13.8.2. Phase Lock Loop Control (PLL) Registers

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x25	0	0	0	PLLK[23:18]						0x00C
0x26	PLLK[17:9]									0x093
0x27	PLLK[8:0]									0x0E9

Fractional (K) part of PLLK1 – PLLK3 input/output frequency ratio

13.9. INPUT and OUTPUT CONTROL REGISTER

13.9.1. Input Signal Control Register

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x2C	MICBIASV		0	0	0	0	0	NMICPGA	PMICPGA	0x003

Bit	NMICPGA[1]	PMICPGA[0]
0	MICN not connected to input PGA	Input PGA Positive terminal to VREF
1	MICN to input PGA Negative terminal.	Input PGA Positive terminal to MICP through variable resistor

Microphone Bias Voltage Control			
MICBIASV[8:7] Address (0x2C)		MICBIASM[4] = 0 Address (0x3A)	MICBIASM[4] = 1 Address (0x3A)
0	0	0.9* VDDA	0.85* VDDA
0	1	0.65* VDDA	0.60* VDDA
1	0	0.75* VDDA	0.70* VDDA
1	1	0.50* VDDA	0.50* VDDA

13.9.2. PGA Gain Control Register

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x2D	0	PGAZC	PGAMT	PGAGAIN[5:0]						0x010

Programmable Gain Amplifier Gain						
PGAGAIN[5:0]						Gain
B5	B4	B3	B2	B1	B0	
0	0	0	0	0	0	-12.00 dB
0	0	0	0	0	1	-11.25 dB
0	0	0	0	1	0	-10.50 dB
...
0	0	1	1	1	1	-0.75 dB
0	1	0	0	0	0	0 dB
0	1	0	0	0	1	+0.75 dB
PGA Gain Range -12dB to +35.25dB @ 0.75 increment						
...
1	1	1	1	0	1	33.75
1	1	1	1	1	0	34.50
1	1	1	1	1	1	35.25

	PGA Zero Cross Enable	Mute Control for PGA
Bit	PGAZC[7]	PGAMT[6]
0	Update gain when gain register changes	Normal Mode
1	Update gain on 1st zero cross after gain register write	PGA Muted

13.9.3. ADC Boost Control Registers

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x2F	PGABST	0	PMICBSTGAIN			0	0	0	0	0x100

MIC+ pin to the input Boost Stage (NB, when using this path set PMICPGA=0):			
PMICBSTGAIN[2:0]			Gain (dB)
B2	B1	B0	
0	0	0	Path Disconnected
0	0	1	-12
0	1	0	-9
0	1	1	-6
1	0	0	-3
1	0	1	0
1	1	0	+3
1	1	1	+6

Name	Input Boost
Bit	PGABST[8]
0	PGA output has +0dB gain through input Boost stage
1	PGA output has +20dB gain through input Boost stage

13.9.4. Power Management 4

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x3A	LPIBST	LPADC	0	0	MICBIASM	TRIMREG[3:2]		IBADJ[1:0]		0x000

B1	B0	Trim Output Regulator (V)	Adjust Master Bias of the Analog Portion
		TRIMREG[3:2]	IBADJ[1:0]
0	0	1.800	Default Current Consumption
0	1	1.610	25% Current Increase from Default
1	0	1.400	14% Current Decrease from Default
1	1	1.218	25% Current Decrease from Default

Trim regulator bits can be used only when VDDD <2.7V.

	Low Power IP Boost	Low Power ADC	Microphone bias Mode selection
Bit	LPIBST[8]	LPADC[7]	MICBIASM[4]
0	Normal Function	Normal Function	Disable
1	Cut power in half	Cut power in half	Enable

13.10. PCM TIME SLOT CONTROL & ADCOUT IMPEDANCE OPTION CONTROL


13.10.1. PCM1 TIMESLOT CONTROL REGISTER

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x3B	TSLOT[8:0]									0x000

Transmit and receive timeslot are expressed in number of BCLK cycles in a 10-bit word. The most significant bit TSLOT[9] is located in register PCMTS2[0] address (0x3C). Timeslot, TSLOT[9:0], determines the start point for the timeslot on the PCM interface for data in the transmit direction.

13.10.2. PCM2 TIMESLOT CONTROL REGISTER

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x3C	PCMTSEN	TRI	PCM8BIT	PUDOEN	PUDPE	PUDPS	LOUTR	PCMB	TSLOT[9]	0x000



Name	PCM Transit Enable	Tri-state PCMT LSB	PCM Word Length	Left and Right Channel have same data	PCM Mode2
Bit	PCMTSEN[8]	TRI[7]	PCM8BIT[6]	LOUTR	PCMB
0	PCM A	Drive the full Clock of LSB	Use WLEN[6:5] to select Word Length	Disable	Disable
1	PCM Time Slot	Tri-State the 2 nd half of LSB	Audio interface will be 8 Bit Word Length	Enable	Enable

If TRI = 1 and PUDOEN = 0, the device will drive the LSB bit 1st half of BCLK out of the ADCOUT pin (stop driving after LSB BCLK Rising edge) but if TRI = 0 or PUDOEN = 1 this feature is disabled, full BCLK of LSB will be driven the LSB value.

Figure 31: The Programmable ADCOUT Pin

Internal ADC out data	Power Up and Down Output Enable	Power Up and Down Pull Enable	Power Up and Down Pull Select	OUTPUT
iADCOUT	PUDOEN[5]	PUDPE[4]	PUDPS[3]	PAD
0	1	x	x	0
1	1	x	x	1
x	0	0	x	Hi-Z
x	0	1	0	Pull-Low
x	0	1	1	Pull-High

13.11. REGISTER ID

13.11.1. Device revision register

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x3E	0	1	1	1	0	1	1	1	1	0x0EF

Device revision ID

13.11.2. 2-WIRE ID Register

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x3F	0	0	0	0	1	1	0	1	0	0x01A

First 7 bits (D0 – D6) of the 2-Wire device ID excluding the LSB /write bit.

13.11.3. Additional ID

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x40	0	1	1	0	0	1	0	1	0	0x0CA

13.12. Reserved

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x41	1	0	0	1	0	0	1	0	0	0x124

AUTOMATIC LEVEL CONTROL ENHANCED REGISTER

13.12.1. ALC1 Enhanced Register

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default	
0x46	ALCTBLESEL	ALCPKSEL	ALCNGSEL	ALCGAIN (ONLY)							0x001

Bit Location	Bit Description	Bit Name	Bit Value	
			0	1
6	Selects one of two tables used to set the target level for the ALC	ALCNGSEL	default recommended target level table spanning -1.5dB through -22.5dB FS	optional ALC target level table spanning -6.0dB through -28.5dB FS
7	Choose peak or peak-to-peak value for ALC threshold logic	ALCPKSEL	use rectified peak detector output value	use peak-to-peak detector output value
8	Choose peak or peak-to-peak value for Noise Gate threshold logic	ALCTBLESEL	use rectified peak detector output value	use peak-to-peak detector output value

13.12.2. ALC Enhanced 2 Register

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x47	PKLIMEN	0								0x000

Bit Location	Bit Description	Bit Name	Bit Value	
			0	1
8	Enable control for ALC fast peak limiter function	PKLIMEN	Enable	Disable

13.13. MISC CONTROL REGISTER

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x49	0	FSERRVAL[1:0]	FSERFLSH	FSERRENA	NFDLY	0	PLLLOCKP	0	0	0x000

Bit Location	Bit Description	Bit Name	Bit Value	
			0	1
1	Enable control to use PLL output when PLL is not in phase locked condition	PLLLOCKP	PLL VCO output disabled when PLL is in unlocked condition (default)	PLL VCO output used as-is when PLL is in unlocked condition
3	Enable control to delay use of notch filter output when filter is enabled	NFDLY	Delay using notch filter output 512 sample times after notch enabled (default)	Use notch filter output immediately after notch filter is enabled
4	Enable control for short frame cycle detection logic	FSERRENA	Short frame cycle detection logic enabled	Short frame cycle detection logic disabled
5	Enable DSP state flush on short frame sync event	FSERFLSH	Ignore short frame sync events (default)	Set DSP state to initial conditions on short frame sync event

B1	B0	Short frame sync detection period value trigger if frame time less than
		FSERRVAL[1:0]
0	0	255 MCLK edges
0	1	253 MCLK edges
1	0	254 MCLK edges
1	1	255 MCLK edges

13.14. Output Tie-Off REGISTER

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x4B	0	0					MANVREFH	MANVREFM	MANVREFL	0x000

Bit Location	Bit Description	Bit Name	Bit Value	
			0	1
0	Direct manual control for switch for VREF 6k-ohm resistor to ground	MANVREFL	switch to ground controlled by Register 0x01 setting	switch to ground in the closed position
1	Direct manual control for switch for VREF 160k-ohm resistor to ground	MANVREFM	switch to ground controlled by Register 0x01 setting	switch to ground in the closed position
2	Direct manual control of switch for VREF 600k-ohm resistor to ground	MANVREFH	switch to ground controlled by Register 0x01 setting	switch to ground in the closed position

13.15. AGC PEAK-TO-PEAK OUT REGISTER

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x4C	P2PDET									0x000

Bit Location	Bit Description	Bit Name
0 - 8	ONLY Register Outputs the instantaneous value contained in the peak-to-peak amplitude register used by the ALC for signal level dependent logic. Value is highest of left or right input when both inputs are under ALC control.	P2PDET

13.16. AGC PEAK OUT REGISTER

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x4D	PDET									0x000

Bit Location	Bit Description	Bit Name
0 - 8	ONLY Register Outputs the instantaneous value contained in the peak detector amplitude register used by the ALC for signal level dependent logic. Value is highest of left or right input when both inputs are under ALC control.	PDET

13.17. ALC STATUS REGISTER

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x4E	0	0	0	0	NSGATE	0	0	0	FTDEC	0x000

Bit Location	Bit Description	Bit Name	Bit Value	
			0	1
0	Peak limiter indicator	FASTDEC	Below 87.5% of full scale	Above 87.5% of full scale
4	Logic controlling the Noise Gate	NSGATE	Signal is greater than the noise gate threshold and ALC gain can change	Signal is less than the noise gate threshold and ALC gain is held constant

14. CONTROL INTERFACE TIMING DIAGRAM

14.1. 2-WIRE TIMING DIAGRAM




Figure 32: 2-Wire Timing Diagram

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNIT
T_{STAH}	START / Repeat START condition, SCLK falling edge to SDIO falling edge hold timing	600	---	---	ns
T_{STAS}	Repeat START condition, SDIO rising edge to SCLK falling edge setup timing	600	---	---	ns
T_{STOS}	STOP condition, SDIO rising edge to SCLK rising edge setup timing	600	---	---	ns
T_{SCKH}	SCLK High Pulse Width	600	---	---	ns
T_{SCKL}	SCLK Low Pulse Width	1.3	---	---	us
T_{RISE}	Rise Time for all 2-Wire Signals	---	---	300	ns
T_{FALL}	Fall Time for all 2-Wire Signals	---	---	300	ns
T_{SDIOS}	SDIO to SCLK Rising Edge DATA Setup Time	400	---	---	ns
T_{SDIOH}	SCLK falling Edge to SDIO DATA Hold Time	0	---	---	ns

Table 27: 2-Wire Timing Parameters

15. AUDIO INTERFACE TIMING DIAGRAM

15.1. AUDIO INTERFACE IN SLAVE MODE




Figure 33: Audio Interface Slave Mode Timing Diagram

15.2. AUDIO INTERFACE IN MASTER MODE




Figure 34: Audio Interface in Master Mode Timing Diagram

15.3. PCM AUDIO INTERFACE IN SLAVE MODE (PCM Audio Data)




Figure 35: PCM Audio Interface Slave Mode Timing Diagram

15.4. PCM AUDIO INTERFACE IN MASTER MODE (PCM Audio Data)




Figure 36: PCM Audio Interface Slave Mode Timing Diagram

15.5. PCM AUDIO INTERFACE IN SLAVE MODE (PCM Time Slot Mode)




Figure 37: PCM Audio Interface Slave Mode (PCM Time Slot Mode)Timing Diagram

15.6. PCM AUDIO INTERFACE IN MASTER MODE (PCM Time Slot Mode)




Figure 38: PCM Audio Interface Master Mode (PCM Time Slot Mode)Timing Diagram

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNIT
T _{BCK}	BCK Cycle Time (Slave Mode)	50	---	---	ns
T _{BCKH}	BCK High Pulse Width (Slave Mode)	20	---	---	ns
T _{BCKL}	BCK Low Pulse Width (Slave Mode)	20	---	---	ns
T _{FSS}	fs to SCK Rising Edge Setup Time (Slave Mode)	20	---	---	ns
T _{FSH}	SCK Rising Edge to fs Hold Time (Slave Mode)	20	---	---	ns
T _{FSD}	fs to SCK falling to fs transition (Master Mode)	---	---	10	ns
T _{RISE}	Rise Time for All Audio Interface Signals	---	---	0.135T _{BCK}	ns
T _{FALL}	Fall Time for All Audio Interface Signals	---	---	0.135T _{BCK}	ns
T _{DIS}	ADCIN to SCK Rising Edge Setup Time	15	---	---	ns
T _{DIH}	SCK Rising Edge to ADCIN Hold Time	15	---	---	ns

Table 28: Audio Interface Timing Parameters

15.7. System Clock (MCLK) Timing Diagram




Figure 39: MCLK Timing Diagram

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
MCLK Duty Cycle	T _{MCLKDC}		60:40		40:60	
MCLK High Pulse Width	T _{MCLKH}		20	---	---	ns
MCLK Low Pulse Width	T _{MCLKL}		20	---	---	ns

Table 29: MCLK Timing Parameter

15.8. μ -LAW ENCODE DECODE CHARACTERISTICS

Normalized Encode Decision Levels	Digital Code								Normalized Decode Levels	
	D7	D6	D5	D4	D3	D2	D1	D0		
	Sign	Chord	Chord	Chord	Step	Step	Step	Step		
8159										
	1	0	0	0	0	0	0	0	8031	
7903	:	:	:	:	:	:	:	:	:	
4319										
	1	0	0	0	1	1	1	1	4191	
4063	:	:	:	:	:	:	:	:	:	
2143										
	1	0	0	1	1	1	1	1	2079	
2015	:	:	:	:	:	:	:	:	:	
1055										
	1	0	1	0	1	1	1	1	1023	
991	:	:	:	:	:	:	:	:	:	
511										
	1	0	1	1	1	1	1	1	495	
479	:	:	:	:	:	:	:	:	:	
239										
	1	1	0	0	1	1	1	1	231	
223	:	:	:	:	:	:	:	:	:	
103										
	1	1	0	1	1	1	1	1	99	
95	:	:	:	:	:	:	:	:	:	
35										
	1	1	1	0	1	1	1	1	33	
31	:	:	:	:	:	:	:	:	:	
3										
	1	1	1	1	1	1	1	0	2	
1	:	:	:	:	:	:	:	:	:	
	1	1	1	1	1	1	1	1	0	
0										

Notes:
Sign bit = 0 for negative values, sign bit = 1 for positive values

15.9. A-LAW ENCODE DECODE CHARACTERISTICS

Normalized Encode Decision Levels	Digital Code								Normalized Decode Levels
	D7	D6	D5	D4	D3	D2	D1	D0	
	Sign	Chord	Chord	Chord	Step	Step	Step	Step	
4096	1	0	1	0	1	0	1	0	4032
3968	:	:	:	:	:	:	:	:	:
2176	1	0	1	0	0	1	0	1	2112
2048	:	:	:	:	:	:	:	:	:
1088	1	0	1	1	0	1	0	1	1056
1024	:	:	:	:	:	:	:	:	:
544	1	0	0	0	0	1	0	1	528
512	:	:	:	:	:	:	:	:	:
272	1	0	0	1	0	1	0	1	264
256	:	:	:	:	:	:	:	:	:
136	1	1	1	0	0	1	0	1	132
128	:	:	:	:	:	:	:	:	:
68	1	1	1	0	0	1	0	1	66
64	:	:	:	:	:	:	:	:	:
2	1	1	0	1	0	1	0	1	1
0									

Notes:

1. Sign bit = 0 for negative values, sign bit = 1 for positive values
2. Digital code includes inversion of all even number bits

15.10. μ -LAW / A-LAW CODES FOR ZERO AND FULL SCALE

Level	μ -Law			A-Law		
	Sign bit (D7)	Chord bits (D6,D5,D4)	Step bits (D3,D2,D1,D0)	Sign bit (D7)	Chord bits (D6,D5,D4)	Step bits (D3,D2,D1,D0)
+ Full Scale	1	000	0000	1	010	1010
+ Zero	1	111	1111	1	101	0101
- Zero	0	111	1111	0	101	0101
- Full Scale	0	000	0000	0	010	1010

15.11. μ -LAW / A-LAW OUTPUT CODES (DIGITAL MW)

Sample	μ -Law			A-Law		
	Sign bit (D7)	Chord bits (D6,D5,D4)	Step bits (D3,D2,D1,D0)	Sign bit (D7)	Chord bits (D6,D5,D4)	Step bits (D3,D2,D1,D0)
1	0	001	1110	0	011	0100
2	0	000	1011	0	010	0001
3	0	000	1011	0	010	0001
4	0	001	1110	0	011	0100
5	1	001	1110	1	011	0100
6	1	000	1011	1	010	0001
7	1	000	1011	1	010	0001
8	1	001	1110	1	011	0100

16. DIGITAL FILTER CHARACTERISTICS

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ADC Filter					
Passband	+/- 0.025dB	0		0.454*fs	
	-6dB		0.5*fs		
Passband Ripple				+/-0.025	dB
Stopband		0.546*fs			
Stopband Attenuation	f > 0.546*fs	-60			dB
Group Delay			21/fs		

ADC High Pass Filter					
High Pass Filter Corner Frequency	-3dB		3.7		Hz
	-0.5dB		10.4		
	-0.1dB		21.6		

Table 57 Digital Filter Characteristics

TERMINOLOGY

1. Stop Band Attenuation (dB) – the degree to which the frequency spectrum is attenuated (outside audio band)
2. Pass-band Ripple – any variation of the frequency response in the pass-band region
3. Note that this delay applies only to the filters and does not include




Figure 40: ADC Filter Frequency Response




Figure 41: ADC Filter Ripple

17. TYPICAL APPLICATION





Figure 42: Application Diagram For 20-Pin QFN

Note 1: All non-polar capacitors are assumed to be low ESR type parts, such as with MLC construction or similar. If capacitors are not low ESR, additional 0.1uF and/or 0.01uF capacitors may be necessary in parallel with the bulk 4.7uF capacitors on the supply rails.

Note 2: Depending on the microphone device and PGA gain settings, common mode rejection can be improved by choosing the resistors on each node of the microphone such that the impedance presented to any noise on either microphone wire is equal.

18. PACKAGE SPECIFICATION



Controlling Dimension :Millimeters


SYMBOL	DIMENSION (MM)			DIMENSION (Inch)		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	0.70	0.75	0.80	0.02756	0.02953	0.03150
A1	0	0.02	0.05	0	0.0079	0.00197
A3	0.203 REF			0.0079 REF		
b	0.18	0.25	0.30	0.00709	0.00984	0.01181
D	3.90	4.00	4.10	0.1535	0.1575	0.1614
D2	1.90	2.00	2.10	0.0748	0.0787	0.0827
E	3.90	4.00	4.10	0.1535	0.1575	0.1614
E2	1.90	2.00	2.10	0.0748	0.0787	0.0827
e	0.50 BSC			0.01969 BSC		
L	0.30	0.40	0.50	0.01181	0.01574	0.01969
y	0.08			0.00315		

Note:D2,E2 by die size difference .

19. ORDERING INFORMATION

Nuvoton Part Number Description

NAU8500 _ _



Package Material:

G = Pb-free Package

Package Type:

Y = 20-Pin QFN Package

20. VERSION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
1.0	May, 2013	NA	Version 1.0
1.1	May, 2013	84	Added VSSA connection in the application diagram
1.2	Oct, 2013	74	Corrected 2 wire diagram and changed spec
1.3	Feb, 2014	13, 36, 37, 78, 84	Corrected output LOW level and rising/fall time specification of I2S Modified application diagram Modified Figure 23 (Byte Write Sequence) Modified Figure 24 (2-Wire Read Sequence)
1.4	June, 2014	85	Replace 4.7uF with 0.1uF for C7 in application circuit
1.5	Nov. 2014	74	Corrected Tsdios setup time
1.6	July 2015	20,21,55	Change 3.7KHz to 3.7Hz
1.7	May 2016	33	Revise f1 equation from * to /

Important Notice

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice.
All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.