ISD8101

1.5W Audio Amplifier with Chip Enable



1 GENERAL DESCRIPTION

The ISD8100 is a general purpose analog audio amplifier capable of driving an 8-ohm load with up to 1.5Wrms output power. This device includes current limiting and a chip enable pin with low standby current and excellent pop-and-click performance.

Also included is the ability for the inputs to be configured as either single-ended or differential. Internal resistors set the device gain at 20dB in the single ended output configuration. With external resistors, any gain less than 20dB can be achieved. The device is unity gain stable, including when used with external input resistors and external capacitors as may be optionally used for implementing simple filtering functions.

2 FEATURES

- Wide power supply range and excellent standby current
 - o 2.4Vdc 6.8Vdc operation
 - <1uA standby current</p>
- High output power (capless BTL configuration)
 - Up to 1.5-W output into 8-ohm load (<10% distortion) with 6.8Vdc supply voltage
 - < 0.1% distortion at 500mW into 8-ohms with 5Vdc supply voltage
- Excellent pop-and-click performance
 - Low to inaudible pop/click using Chip Enable
- Single-Ended or Differential signal inputs
 - > 40dB common mode rejection in differential mode
 - o > 40dB power supply noise rejection
- Very fast start-up time
 - Less than 1msec when using Chip Enable
- Current limiting for over-current conditions
- Package options: Pb-free SOP-8, SOP-8 (Ex-Pad), PDIP-8
- Temperature Range: -40 ℃ to +85 ℃

Applications:

- Toys
- Mobile Phones
- Greeting Cards
- Portable Speakers
- Boom Box
- White Goods



3 BLOCK DIAGRAM




Figure 3-1 ISD8101 Block Diagram



4 PINOUT CONFIGURATION:

4.1 SOP-8




Figure 4-1 ISD8101 8-Lead SOP Pin Configuration.

4.2 PDIP-8




Figure 4-2 ISD8101 8-Lead PDIP Pin Configuration.



5 PIN DESCRIPTION

Pin Number	Pin Name	I/O	Function
1	SPN	0	Non-Inverting Speaker Output
2	SPP	0	Inverting Speaker Output
3	GND	I	Ground
4	INP	I	Non-Inverting Signal Input
5	INV	ı	Inverting Signal Input
6	Vref	0	Internal Reference Voltage (1/2 Vdd)
7	CE	I	Chip Enable
8	Vdd	Ī	Supply Voltage
9	Ex-Pad	I	Thermal Tab (must be connected to Vss, SOP-8 package, only)



6 ELECTRICAL CHARACTERISTICS

6.1 OPERATING CONDITIONS

OPERATING CONDITIONS (DIE)

CONDITIONS	VALUES
Operating temperature range ¹	0°C to +50°C
Supply voltage (V _{DD})	+2.4V to +6.8V
Ground voltage (V _{SS})	OV
Input voltage (V _{DD})	Vss to V _{DD}
Voltage applied to any pins	$(V_{SS} -0.3V)$ to $(V_{DD} +0.3V)$

OPERATING CONDITIONS (INDUSTRIAL PACKAGED PARTS)

CONDITIONS	VALUES
Operating temperature range (Case temperature) 1	-40 °C to +85 °C
Supply voltage (V _{DD})	+2.4V to +6.8V
Ground voltage (V _{SS})	OV
Input voltage (V _{DD})	Vss to V _{DD}
Voltage applied to any pins	$(V_{SS} - 0.3V)$ to $(V_{DD} + 0.3V)$

Notes: $^{[1]}$ Conditions V_{DD} =3.3V, T_A =25 $^{\circ}$ C unless otherwise stated. Die temperature must at all times be kept less than 125 $^{\circ}$ C by appropriate thermal design of the system.

6.2DC PARAMETERS

PARAMETER	SYMBOL	MIN	TYP [1]	MAX	UNITS	CONDITIONS
Supply Voltage	V_{DD}	2.4		6.8	V	
Operating Current	I _{DD}		2.4		mA	$V_{DD} = 5V$, no load
Standby Current	I _{SB}		0.1	1	μΑ	$V_{DD} = 5V$
CE input resistance			20k		Ω	Internal pull-down
CE input current			120		μΑ	$CE = 2.3V, V_{DD} = 5V$
CE threshold enabled	V_{ENL}		0.9		V	All supply voltages
CE threshold standby	V_{ENH}		1.5		V	All supply voltages
Vref Reference Voltage			V _{DD} /2		V	

Notes: $^{[1]}$ Conditions $V_{DD} = 3.3V$, $T_A = 25$ °C unless otherwise stated. Die temperature must at all times be kept less than 125 °C by appropriate thermal design of the system.



6.3AC PARAMETERS

Analog Characteristics; Cref=4.7uF 6.3.1

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	CONDITIONS
			0.3 - 5.5	100	V	Vdd = 6.8Vdc
Audio Input Voltage Range			0.3 - 2.3	23	V	Vdd = 3.3Vdc
			0.5 - 1.4	SOF.	V	Vdd = 2.4Vdc
Inverting Input Impedance			5k	10	Ω	Gain=20dB
Non-Inverting Input Impedance			60k	<	Ω	Gain=20dB
Power Supply Rejection Ratio	PSRR		41		dB	Vdd = 5Vdc
Common Mode Rejection Ratio	CMRR		40		dB	Signal at INP = INV
Voltage Gain			20		dB	Rinput = zero-ohms
Enable Time from Standby			0.5		msec	Single-ended
Enable Time from Standby			0.5		msec	Differential
Pop-and-Click from Standby ¹			10		mV	Single Ended
Pop-and-Click from Standby ¹			10		mV	Differential
Thermal Resistance ²			90		°C/W	SOP-8 (with Ex-Pad)
Thermal Resistance ²			150		°C/W	SOP-8
Thermal Resistance ²			117		°C/W	PDIP-8

Notes: [1] Impulse voltage that is potentially audible. After impulse, there is a slow ramp from standby Vref to operating Vref, which is typically inaudible with Cref = 4.7uF
[2] Thermal resistance values are calculated from a generic simulation following JEDEC specification (JESD51) and can vary depending upon PCB design.




6.3.2 Speaker Outputs


PARAMETER	SYMBOL	MIN	TYP ^[1]	MAX	UNITS	CONDITIONS
Signal-to-Noise Ratio	SNR	- 13	100		dB	0dB gain, 5Vdc
O to t Do o (DTI cools)			500		mW	<0.1% distortion
Output Power (BTL mode) Load 8Ω			825	2, 7	mW	<1% distortion
Vdd=5Vdc			1000	8	mW	5.6% distortion
0dB gain			1.1	11/2	Watt	<10% distortion
Distortion = THD+N			1.5) (Watt	<10% distortion and Vdd = 6.8Vdc
Load Impedance	R _{L(SPK)}	7.5	8		Ω	20h
Output Offset Voltage			8		mV	

Notes: $^{[1]}$ Conditions $V_{DD}=3.3V$, $T_A=25$ °C unless otherwise stated. Die temperature must at all times be kept less than 125 °C by appropriate thermal design of the system.



6.3.3 Total Harmonic Distortion Plus Noise VS. Output Power at 6.8Vdc and 5.0Vdc Supply Voltage with 8Ω Load







Conditions: THD+N measurement Bandwidth 22Hz to 22kHz at T_A =25 $^{\circ}$ C

nuvoton

6.3.4 Total Harmonic Distortion Plus Noise VS. Output Power at 3.3Vdc and 2.4Vdc Supply Voltage with 8Ω Load






Conditions: THD+N measurement Bandwidth 22Hz to 22kHz at T_A=25 ℃




6.3.5 Typical Peak Output Power



Note: Peak output power becomes reduced as device becomes heated. Sustained medium duration heating typical for audio limits maximum useable output to approximately 1.5Wrms at less than 10% distortion.

6.3.6 Chip Enable Threshold Voltage




Conditions: T_A=25 °C




6.3.7 Output Noise Spectrum

Noise spectrum at Vdd = 5.0Vdc, Gain = 0dB, BW<22kHz




Noise Spectrum at Vdd = 5.0Vdc, Gain = 20dB, BW<22kHz





7 APPLICATION DIAGRAMS

7.1 SIMPLE GAIN SETTING



Differential Output Gain
$$(SPP - SPN) = 2x \frac{50k}{5k + R_g}$$

By default: Rg = 0Ω ,

ISD8101 Differential Output Gain = 20

ISD8101 Differential Output Gain (in dB) = 20 x log (20) = 26dB

Example: $Rg = 45k\Omega$

ISD8101 Differential Output Gain = 2

ISD8101 Differential Output Gain (in dB) = 20 x log (2) = 6dB



7.2 SINGLE-ENDED ANALOG INPUT

The following application example is for reference. It is only to give a general idea of how to use the ISD8101. Each end-product design must be optimized in its own system for the best performance in terms of voice quality, power consumption, functionality, and other issues.




Figure 8-1 ISD8101 Application Diagram

DESIGN SUGGESTIONS

- 1.) Choose the desired Gain or amplification factor: G = R3/(R1+Rg) and then calculate the value for Rg = R3/G R1 and use R1=5.5k-ohm and R3=55k-ohm.
- 2.) Choose the desired high pass frequency: Fc = 1/(6.28*Rin*Cin) and then calculate the value for Cin = 1/(6.28*Rin*Fc) and use Rin=Rg+R1 and Fc = high-pass frequency in Hz. Cin value is Farads. It is best to choose Cin as small as possible. This will minimize cost and any pop/click sound.
- 3.) Choose the value for Cref. Note that Cref does not generate any pop/click timing and that the main use for Cref is to filter any supply voltage noise. So, if the power supply noise is not a big concern, then Cref can be small. Typical values for Cref can be between 0.1uF and 10uF, and a recommended value for general applications is from 1uF to 4.7uF. In general, it is best if Cref is at least 3x larger in value than Cin. This can help minimize the first-time power-on pop noise. After the first-time power-on, the Cref value has no effect on pop/click performance.
- 4.) Choose the value for Cbulk. This value will depend on the both the physical layout (size and length of PCB traces/wires) and the power supply properties. The suggested value for Cbulk is 100uF and is recommending to put close to the device. If the power supply is far away or weak, then Cbulk may need to be a larger value. If the power supply is very close and has high current capacity, then it may be possible to use a smaller value for Cbulk. If Cbulk is too small, the system can be unstable and may oscillate.



7.3 DIFFERENTIAL INPUT FOR ANALOG OR PWM

The following application example is for reference, and is only to give a general idea how to use the ISD8101. Each end-product design must be optimized in its own system for the best performance on voice quality, power consumption, functionality, and all other issues.




Figure 8-2 ISD8101 Application Diagram


DESIGN SUGGESTIONS


- 1.) Choose the desired Gain or amplification factor: G = R3/(R1+Rg) and then calculate the value for Rg = R3/G R1 and use R1=5.5k-ohm and R3=55k-ohm. Both Rg parts should be the same value.
- 2.) Choose the desired low-pass frequency: Fc = 1/(6.28*Req*Ceq) where Ceq = 2*Cf and Req = R1 || Rg to calculate the value of Cf. For a PWM circuit, Fc should be about one-half the audio sample rate.
- 3.) Choose the desired high pass-frequency: Fc = 1/(6.28*Rin*Cin) and then calculate the value for Cin = 1/(6.28*Rin*Fc) and use Rin=Rg+R1 and Fc = high-pass frequency in Hz. Cin value is Farads. It is best to choose Cin as small as possible and both Cin parts should be the same value. This will minimize cost and any pop/click sound.
- 4.) Choose the value for Cref. Note that Cref does not generate any pop/click timing and that the main use for Cref is to filter any supply voltage noise. So, if the power supply noise is not a big concern, then Cref can be small. Typical values for Cref can be between 0.1uF and 10uF, and a recommended value for general applications is from 1uF to 4.7uF. In general, it is best if Cref is at least 3x larger in value than Cin. This can help minimize the first-time power-on pop noise. After the first-time power-on, the Cref value has no effect on pop/click performance.
- 5.) Choose the value for Cbulk. This value will depend on the both the physical layout (size and length of PCB traces/wires) and the power supply properties. The suggested value for Cbulk is 100uF and is recommending to put close to the device. If the power supply is far away or weak, then Cbulk may need to be a larger value. If the power supply is close and has high current capacity, then it may be possible to use a smaller value for Cbulk. If Cbulk is too small, the system can be unstable and may oscillate.





PACKAGE SPECIFICATION

7.4 8 LEAD SOP-8 (WITHOUT THERMAL EX-PAD)









COTROL DIMENSIONS ARE IN MILLIMETERS.

SYMBOL	М	ILLIMET	ER	INCH		
SIMBOL	MIN.	NOM.	MAX.	MIN.	NOM,	MAX.
А	1.35	-	1.75	0.053	-	0.069
A1	0.05	-	0.15	0.002	-	0.006
b	0.33	-	0.51	0.013	ı	0.020
С	0.19	-	0.25	0.008	ı	0.010
D	4.8	-	5.00	0.188	-	0.196
Е	3.8	-	4.0	0.150	ı	0.157
е	1.2	27 BAS	IC	0.050 BASIC		
H_{E}	5.8	_	6.20	0.228	_	0.244
Y	-	_	0.10	-	-	0.004
L	0.40	_	1.27	0.016	-	0.050
θ	0,	_	10*	0,	_	10°




7.5 8 LEAD SOP-8 (WITH THERMAL EX-PAD)


	STAN	DARD	THER	RMAL
SYMBOLS	MIN.	MIN. MAX.		MAX.
Α	_	1.75	_	1.70
A1	0.10	0.25	0.00	0.15
A2	1.25	_	1.25	_
Ь	0.31	0.51	0.31	0.51
С	0.10	0.25	0.10	0.25
D	4.90	BSC	4.90	BSC
Е	6.00	BSC	6.00	BSC
E1	3.90	BSC	3.90	BSC
е	1.27	BSC	1.27	BSC
L	0.40	1.27	0.40	1.27
h	0.25	0.50	0.25	0.50
θ°	0	8	0	8


UNIT : mm


THERMALLY ENHANCED DIMENSIONS


DAD CIZE	Е	2	D1		
PAD SIZE	MIN.	MAX.	MIN.	MAX.	
90X90E	1.94	2.29	1.94	2.29	














7.6 PDIP-8








Cumbal	Dimer	sion in in	ch	Dimer	nsion in m	m
Symbol	Min	Nom	Max	Min	Nom	Max
Α	-	_	0.175	_	_	4.45
A 1	0.010	_	_	0.25	_	
A 2	0.125	0.130	0.135	3.18	3.30	3.43
В	0.016	0.018	0.022	0.41	0.46	0.56
B 1	0.058	0.060	0.064	1.47	1.52	1.63
С	0.008	0.010	0.014	0.20	0.25	0.36
D	_	0.360	0.380	_	9.14	9.65
Е	0.290	0.300	0.310	7.37	7.62	7.87
Εı	0.245	0.250	0.255	6.22	6.35	6.48
e 1	0.090	0.100	0.110	2.29	2.54	2.79
L	0.120	0.130	0.140	3.05	3.30	3.56
а	0		15	0	_	15
е 4	0.335	0.355	0.375	8.51	9.02	9.53
S	_		0.045	_	_	1.14



8 ORDERING INFORMATION



ISD8101 S Y I R





9 REVISION HISTORY

Version	Date	Description
0.1	Dec, 2009	Initial draft
0.2	Dec. 20, 2009	Switched names on pin 1, 2
0.3	Jan. 15, 2010	Updated specs with values from initial testing
1.0	Mar. 10, 2010	Updated with full test results
1.1	Mar. 16, 2010	Modified to show preliminary status
1.2	Jun. 07, 2010	Added ordering option information
1.3	Jun. 28, 2010	Added instructions/equations for application schematics
1.4	Dec 30, 2010	Added the simple application schematic
1.5	Jan 31, 2011	Modified the application schematics
1.6	Jun 30, 2011	Update the format
1.7	Oct 20, 2011	Update the ordering information
1.8	Nov 30, 2012	Added the SOP8 with thermal ex pad package specification



Nuvoton products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Furthermore, Nuvoton products are not intended for applications wherein failure of Nuvoton products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Nuvoton customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nuvoton for any damages resulting from such improper use or sales.

The contents of this document are provided only as a guide for the applications of Nuvoton products. Nuvoton makes no representation or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to discontinue or make changes to specifications and product descriptions at any time without notice. No license, whether express or implied, to any intellectual property or other right of Nuvoton or others is granted by this publication. Except as set forth in Nuvoton's Standard Terms and Conditions of Sale, Nuvoton assumes no liability whatsoever and disclaims any express or implied warranty of merchantability, fitness for a particular purpose or infringement of any Intellectual property.

The contents of this document are provided "AS IS", and Nuvoton assumes no liability whatsoever and disclaims any express or implied warranty of merchantability, fitness for a particular purpose or infringement of any Intellectual property. In no event, shall Nuvoton be liable for any damages whatsoever (including, without limitation, damages for loss of profits, business interruption, loss of information) arising out of the use of or inability to use the contents of this documents, even if Nuvoton has been advised of the possibility of such damages.

Application examples and alternative uses of any integrated circuit contained in this publication are for illustration only and Nuvoton makes no representation or warranty that such applications shall be suitable for the use specified.

This datasheet and any future addendum to this datasheet is(are) the complete and controlling ISD® ChipCorder® product specifications. In the event any inconsistencies exist between the information in this and other product documentation, or in the event that other product documentation contains information in addition to the information in this, the information contained herein supersedes and governs such other information in its entirety. This datasheet is subject to change without notice.

Copyright[®] 2005, Nuvoton Technology Corporation. All rights reserved. ChipCorder[®] and ISD[®] are trademarks of Nuvoton Technology Corporation. All other trademarks are properties of their respective owners.

Headquarters

No. 4, Creation Rd. III Science-Based Industrial Park, Hsinchu, Taiwan TEL: 886-3-5770066 FAX: 886-3-5665577 http://www.Nuvoton.com.tw/

Taipei Office

9F, No. 480, Pueiguang Rd. Neihu District Taipei, 114 Taiwan TEL: 886-2-81777168 FAX: 886-2-87153579

Nuvoton Technology Corporation America

2727 North First Street, San Jose, CA 95134, U.S.A. TEL: 1-408-9436666 FAX: 1-408-5441797 http://www.Nuvoton-usa.com/

Nuvoton Technology Corporation Japan

7F Daini-ueno BLDG. 3-7-18 Shinyokohama Kohokuku, Yokohama, 222-0033 TEL: 81-45-4781881 FAX: 81-45-4781800

Nuvoton Technology (Shanghai) Ltd.

27F, 299 Yan An W. Rd. Shanghai, 200336 China TEL: 86-21-62365999 FAX: 86-21-62356998

Nuvoton Technology (H.K.) Ltd.

Unit 9-15, 22F, Millennium City, No. 378 Kwun Tong Rd., Kowloon, Hong Kong TEL: 852-27513100 FAX: 852-27552064

Please note that all data and specifications are subject to change without notice.

All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.