www.ti.com

SLLS948A - NOVEMBER 2008-REVISED JULY 2013

LOW-VOLTAGE HIGH-SPEED QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH ±15-kV IEC ESD PROTECTION


Check for Samples: AM26LV32E-EP

FEATURES

- Meets or Exceeds Standard TIA/EIA-422-B and ITU Recommendation V.11
- Operates From a Single 3.3-V Power Supply
- ESD Protection for RS422 Bus Pins
 - ±15-kV Human-Body Model (HBM)
 - ±8-kV IEC61000-4-2, Contact Discharge
 - ±15-kV IEC61000-4-2, Air-Gap Discharge
- Switching Rates up to 32 MHz
- Low Power Dissipation: 27 mW Typ
- Open-Circuit, Short-Circuit, and Terminated Fail-Safe
- ±7-V Common-Mode Input Voltage Range With ±200-mV Sensitivity
- Accepts 5-V Logic Inputs With 3.3-V Supply (Enable Inputs)
- Input Hysteresis: 35 mV Typ
- Pin-to-Pin Compatible With AM26C32, AM26LS32
- I_{off} Supports Partial-Power-Down Mode Operation

SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Military (-55°C/125°C)
 Temperature Range (1)
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability



(1) Additional temperature ranges are available - contact factory

DESCRIPTION/ORDERING INFORMATION

The AM26LV32E consists of quadruple differential line receivers with 3-state outputs. These differential receivers have ±15-kV ESD (HBM and IEC61000-4-2, Air-Gap Discharge) and ±8-kV ESD (IEC61000-4-2, Contact Discharge) protection for RS422 bus pins.

This device is designed to meet TIA/EIA-422-B and ITU recommendation V.11 drivers with reduced supply voltage. The device is optimized for balanced bus transmission at switching rates up to 32 MHz. The 3-state outputs permit connection directly to a bus-organized system.

The AM26LV32E has an internal fail-safe circuitry that prevents the device from putting an unknown voltage signal at the receiver outputs. In the open fail-safe, shorted fail-safe, and terminated fail-safe, a high state is produced at the respective output.

This device is supported for partial-power-down applications using I_{off} . I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The AM26LV32EM is characterized for operation from -55°C to 125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Table 1. ORDERING INFORMATION

T _A	PACK	(AGE ⁽¹⁾ (2)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-55°C to 125°C	SOIC - D	Tape and reel	AM26LV32EMDREP	A26LV32EMP


- Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
 For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

FUNCTION TABLE⁽¹⁾ (each receiver)

	(000:: 1000:		
DIFFERENTIAL	ENA	BLES	CUITDUIT
INPUT	G	G	OUTPUT
V >02V	Н	Х	Н
V _{ID} ≥ 0.2 V	X	L	Н
0.01/ .1/ .001/	Н	Х	?
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	X	L	?
V < 02V	Н	Х	L
V _{ID} ≤ -0.2 V	Χ	L	L
Open, shorted, or	Н	Х	Н
terminated	Χ	L	Н
X	L	Н	Z

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off), ? = indeterminate


LOGIC DIAGRAM (POSITIVE LOGIC)



Submit Documentation Feedback



SCHEMATIC



All resistor values are nominal.

ABSOLUTE MAXIMUM RATINGS(1) (2)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range (3)		-0.5	6	V
V	lanut valtaga ranga	A or B inputs	-14	14	V
VI	Input voltage range	Enable Inputs	-0.5	6	V
V_{ID}	Differential input voltage (4)		-14	14	V
Vo	Output voltage range		-0.5	6	V
I _{IK}	Input clamp current range	V _I < 0		-20	mA
I _{OK}	Output clamp current range	V _O < 0		-20	mA
lo	Maximum output current			±20	mA
T_{J}	Operating virtual junction temperature			150	°C
θ_{JA}	Package thermal impedance (5) (6)			73	°C/W
T _A	Operating free-air temperature range		-55	125	°C
T _{stg}	Storage temperature range		-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) This device is designed to meet TIA/EIA-422-B and ITU.
- (3) All voltage values except differential input voltage are with respect to the network GND.
- (4) Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.
- (5) Maximum power dissipation is a function of $T_{J(max)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_{J(max)} T_A)/\theta_{JA}$. Selecting the maximum of 150°C can affect reliability.
- 6) The package thermal impedance is calculated in accordance with JESD 51-7.



RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	3	3.3	3.6	٧
V _{IH}	Enable high-level input voltage	2		5.5	٧
V _{IL}	Enable low-level input voltage	0		8.0	V
V _{IC}	Common-mode input voltage	-7		7	V
V_{ID}	Differential input voltage	-7		7	V
I _{OH}	High-level output current			– 5	mA
I _{OL}	Low-level output current			5	mA
T _A	Operating free-air temperature	- 55		125	°C

ELECTRICAL CHARACTERISTICS

over recommended ranges of common-mode input, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IT+}	Positive-going input threshold voltage, differential input					0.2	V
V_{IT-}	Negative-going input threshold voltage, differential input			-0.2			٧
V _{hys}	Input hysteresis (V _{IT+} - V _{IT-})				35		mV
V_{IK}	Input clamp voltage, G and \overline{G}	I _I = -18 mA				-1.5	V
		$V_{ID} = 200 \text{ mV}, I_{OH} = -$	5 mA	2.4	3.2		1
V _{OH}	High-level output voltage	V _{ID} = 200 mV, I _{OH} = -	V _{CC} - 0.1			V	
Vol	Lave lave Lave Lave Lave Lave	$V_{ID} = -200 \text{ mV}, I_{OL} =$		0.17	0.5	\ \	
V_{OL}	Low-level output voltage	$V_{ID} = -200 \text{ mV}, I_{OL} =$			0.1	V	
l _{OZ}	High-impedance state output current	$V_O = V_{CC}$ or GND				±50	μΑ
I _{off}	Output current with power off	$V_{CC} = 0 \text{ V}, V_{O} = 0 \text{ or } $	5.5 V			±100	μΑ
	Line input number	Other insult at 0.1/	V _I = 10 V			1.5	A
I _I	Line input current	Other input at 0 V $V_I = -10 \text{ V}$				-2.5	mA
I	Enable input current, G and G	$V_I = V_{CC}$ or GND	•			±1	μA
r _i	Input resistance	$V_{IC} = -7 \text{ V to 7 V, Oth}$	er input at 0 V	4	17		kΩ
I _{CC}	Supply current (total package)	$G, \overline{G} = V_{CC}$ or GND, No load, Line inputs open			8	17	mA
C _{pd}	Power dissipation capacitance ⁽²⁾	One channel			150		pF

Submit Documentation Feedback

⁽¹⁾ All typical values are at V_{CC} = 3.3 V, T_A = 25°C. (2) C_{pd} determines the no-load dynamic current consumption: I_S = C_{pd} × V_{CC} × f + I_{CC}

www.ti.com

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{PLH}	Propagation delay time, low- to high-level output	Con Figure 4	8	16	26	ns
t _{PHL}	Propagation delay time, high- to low-level output	See Figure 1	8	16	26	ns
t _t	Transition time	See Figure 1		5		ns
t _{PZH}	Output-enable time to high level	See Figure 2		17	40	ns
t _{PZL}	Output-enable time to low level	See Figure 3		10	40	ns
t _{PHZ}	Output-disable time from high level	See Figure 2		20	40	ns
t _{PLZ}	Output-disable time from low level	See Figure 3		16	40	ns
t _{sk(p)}	Pulse skew	See Figure 1 (2)		4	6	ns
t _{sk(o)}	Pulse skew	See Figure 1 (3)		4	6	ns
t _{sk(pp)}	Pulse skew (device to device)	See Figure 1 ⁽⁴⁾		6	9	ns
f _(max)	Maximum operating frequency	See Figure 1		32		MHz

- All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. $t_{sk(p)}$ is $|t_{pLH} t_{pHL}|$ of each channel of same device. $t_{sk(0)}$ is the maximum difference in propagation delay times between any two channels of same device switching in the same direction. $t_{sk(pp)}$ is the maximum difference in propagation delay times between any two channels of any two devices switching in the same direction.

ESD PROTECTION

PARAMETER	TEST CONDITIONS	TYP	UNIT
	НВМ	±15	
Receiver input	IEC61000-4-2, Air-Gap Discharge	±15	kV
	IEC61000-4-2, Contact Discharge	±8	

Product Folder Links: AM26LV32E-EP



PARAMETER MEASUREMENT INFORMATION

- A. C_L includes probe and jig capacitance.
- B. The input pulse is supplied by a generator having the following characteristics: PRR = 10 MHz, duty cycle = 50%, $t_r = t_f \le 2ns$.
- C. To test the active-low enable \overline{G} , ground G and apply an inverted waveform \overline{G} .




Figure 1. Test Circuit and Voltage Waveforms, tplH and tpHL

- A. C_L includes probe and jig capacitance.
- B. The input pulse is supplied by a generator having the following characteristics: PRR = 10 MHz, duty cycle = 50%, $t_r = t_f \le 2ns$.
- C. To test the active-low enable \overline{G} , ground G and apply an inverted waveform \overline{G} .




Figure 2. Test Circuit and Voltage Waveforms, tpzH and tpHZ

- A. C₁ includes probe and jig capacitance.
- B. The input pulse is supplied by a generator having the following characteristics: PRR = 10 MHz, duty cycle = 50%, $t_r = t_f \le 2ns$.
- C. To test the active-low enable \overline{G} , ground G and apply an inverted waveform \overline{G} .

Submit Documentation Feedback



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 3. Test Circuit and Voltage Waveforms, t_{PZL} and t_{PLZ}



REVISION HISTORY

Cł	hanges from Original (November 2008) to Revision A	Page
•	Changed units for V _{IC} and V _{ID} recommended operating conditions from mA to V	4







11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
AM26LV32EMDREP	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	A26LV32EMP	Samples
V62/09602-01XE	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	A26LV32EMP	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF AM26LV32E-EP:



PACKAGE OPTION ADDENDUM

11-Apr-2013

www.ti.com

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

Texas Instruments

PACKAGE MATERIALS INFORMATION

www.ti.com 15-Sep-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AM26LV32EMDREP	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

www.ti.com 15-Sep-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Length (mm) Width (mm)	
AM26LV32EMDREP	SOIC	D	16	2500	346.0	346.0	33.0

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.