











**TCA9546A** 

SCPS205B - APRIL 2014-REVISED NOVEMBER 2019

# TCA9546A Low Voltage 4-Channel I<sup>2</sup>C and SMBus Switch with Reset Function

#### **Features**

- 1-of-4 Bidirectional translating switches
- I<sup>2</sup>C Bus and SMBus compatible
- Active-low reset input
- Three address pins, allowing up to eight TCA9546A devices on the I<sup>2</sup>C bus
- Channel selection via I<sup>2</sup>C Bus, in any combination
- Power-up with all switch channels deselected
- Low Ron switches
- Allows voltage-level translation between 1.8-V, 2.5-V, 3.3-V, and 5-V buses
- No glitch on power-up
- Supports hot insertion
- Low standby current
- Operating power-supply voltage range of 1.65 V to 5.5 V
- 5.5 V Tolerant inputs
- 0 to 400-kHz Clock frequency
- Latch-up performance exceeds 100 mA Per JESD
- ESD Protection exceeds JESD 22
  - 4000-V Human-body model (A114-A)
  - 1500-V Charged-device model (C101)

## 2 Applications

- Servers
- Routers (telecom switching equipment)
- Factory automation
- Products with I<sup>2</sup>C slave address conflicts (multiple, identical temp sensors)

## 3 Description

The TCA9546A is a quad bidirectional translating switch controlled via the  $I^2C$  bus. The SCL/SDA upstream pair fans out to four downstream pairs, or channels. Any individual SCn/SDn channel or combination of channels can be selected, determined by the contents of the programmable control register.

An active-low reset (RESET) input allows the TCA9546A to recover from a situation in which one of the downstream I<sup>2</sup>C buses is stuck in a low state. Pulling RESET low resets the I<sup>2</sup>C state machine and causes all the channels to be deselected, as does the internal power-on reset function.


The pass gates of the switches are constructed such that the VCC pin can be used to limit the maximum high voltage, which will be passed by the TCA9546A. This allows the use of different bus voltages on each pair, so that 1.8-V, 2.5-V, or 3.3-V parts can communicate with 5-V parts without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 5.5-V tolerant.

#### Device Information<sup>(1)</sup>

DEVICE NAME	PACKAGE	BODY SIZE (NOM)		
TC 4 0 5 4 C 4	TSSOP (16)	5.00 mm x 4.40 mm		
TCA9546A	SOIC (16)	9.90 mm x 3.91 mm		

(1) For all available packages, see the orderable addendum at the end of the datasheet.

#### Simplified Application Diagram





## **Table of Contents**

1	Features 1	8.3 Feature Description 1
2	Applications 1	8.4 Device Functional Modes 1
3	Description 1	8.5 Programming 1
4	Revision History2	8.6 Control Register 14
5	Pin Configuration and Functions	9 Application and Implementation 10
6	Specifications4	9.1 Application Information 1
U	6.1 Absolute Maximum Ratings	9.2 Typical Application 10
	6.2 ESD Ratings	10 Power Supply Recommendations 19
	6.3 Recommended Operating Conditions	10.1 Power-On Reset Requirements
	6.4 Thermal Information	11 Layout 2
	6.5 Electrical Characteristics	11.1 Layout Guidelines2
	6.6 I <sup>2</sup> C Interface Timing Requirements	11.2 Layout Example2
	6.7 Switching Characteristics	12 Device and Documentation Support 22
	6.8 Interrupt and Reset Timing Requirements	12.1 Receiving Notification of Documentation Updates 2
	6.9 Typical Characteristics	12.2 Support Resources2
7	Parameter Measurement Information 8	12.3 Trademarks2
8		12.4 Electrostatic Discharge Caution2
0	Detailed Description	12.5 Glossary2
	8.1 Overview         10           8.2 Functional Block Diagram         10	13 Mechanical, Packaging, and Orderable Information2


## 4 Revision History

Changes from Revision A (February 2015) to Revision B	Page		
Changed the Pin Configuration image appearance	3		
• Changed V <sub>CC</sub> = 3.3 V to V <sub>CC</sub> = 2.5 V in Figure 15			
Changes from Original (April 2014) to Revision A	Page		
Changes from Original (April 2014) to Revision A  Added D package to the datasheet.			
	1		

Submit Documentation Feedback



## 5 Pin Configuration and Functions



#### **Pin Functions**

PIN		DESCRIPTION				
NAME	NO.	DESCRIPTION				
A0	1	Address input 0. Connect directly to V <sub>CC</sub> or ground.				
A1	2	Address input 1. Connect directly to V <sub>CC</sub> or ground.				
RESET	3	Active low reset input. Connect to $V_{CC}$ or $V_{DPUM}^{(1)}$ through a pull-up resistor, if not used.				
SD0	4	Serial data 0. Connect to V <sub>DPU0</sub> <sup>(1)</sup> through a pull-up resistor.				
SC0	5	Serial clock 0. Connect to V <sub>DPU0</sub> <sup>(1)</sup> through a pull-up resistor.				
SD1	6	Serial data 1. Connect to V <sub>DPU1</sub> <sup>(1)</sup> through a pull-up resistor.				
SC1	7	Serial clock 1. Connect to V <sub>DPU1</sub> <sup>(1)</sup> through a pull-up resistor.				
GND	8	Ground				
SD2	9	Serial data 2. Connect to V <sub>DPU2</sub> <sup>(1)</sup> through a pull-up resistor.				
SC2	10	Serial clock 2. Connect to V <sub>DPU2</sub> <sup>(1)</sup> through a pull-up resistor.				
SD3	11	Serial data 3. Connect to V <sub>DPU3</sub> <sup>(1)</sup> through a pull-up resistor.				
SC3	12	Serial clock 3. Connect to V <sub>DPU3</sub> <sup>(1)</sup> through a pull-up resistor.				
A2	13	Address input 2. Connect directly to V <sub>CC</sub> or ground.				
SCL	14	Serial clock line. Connect to V <sub>DPUM</sub> <sup>(1)</sup> through a pull-up resistor.				
SDA	15	Serial data line. Connect to V <sub>DPUM</sub> <sup>(1)</sup> through a pull-up resistor.				
VCC	16	Supply power				

<sup>(1)</sup> V<sub>DPUX</sub> is the pull-up reference voltage for the associated data line. V<sub>DPUM</sub> is the master I<sup>2</sup>C master reference voltage and V<sub>DPU0</sub>-V<sub>DPU3</sub> are the slave channel reference voltages.



## 6 Specifications

## 6.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage range	-0.5	7	٧
$V_{I}$	Input voltage range <sup>(2)</sup>	-0.5	7	٧
I <sub>I</sub>	Input current		±20	mA
Io	Output current		±25	mA
	Continuous current through V <sub>CC</sub>		±100	mA
	Continuous current through GND		±100	mA
P <sub>tot</sub>	Total power dissipation		400	mW
$T_A$	Operating free-air temperature range	-40	85	ů
T <sub>stg</sub>	Storage temperature range	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±4000		
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

## 6.3 Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNIT
Supply voltage			1.65	5.5	٧
V <sub>IH</sub> High-level input voltage	SCL, SDA		$0.7 \times V_{CC}$	6	V
nigh-level input voltage	A2-A0, RESET		$0.7 \times V_{CC}$	$V_{CC} + 0.5$	V
Low lovel input valtage	SCL, SDA		-0.5	$0.3 \times V_{CC}$	V
Low-level input voltage	A2-A0, RESET		-0.5	$0.3 \times V_{CC}$	V
Operating free-air temperature			-40	85	°C
	Supply voltage  High-level input voltage  Low-level input voltage	High-level input voltage  SCL, SDA  A2–A0, RESET  SCL, SDA  SCL, SDA  A2–A0, RESET	Supply voltage  High-level input voltage  SCL, SDA  A2-A0, RESET  SCL, SDA  A2-A0, RESET	MIN           Supply voltage         1.65           High-level input voltage         SCL, SDA	

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### 6.4 Thermal Information

		TCA9		
	THERMAL METRIC <sup>(1)</sup>	D	PW	UNIT
		16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	92.3	122.3	
$R_{\theta JCtop}$	Junction-to-case (top) thermal resistance	52.3	56.6	
$R_{\theta JB}$	Junction-to-board thermal resistance	50.1	57.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	17.7	10.9	
ΨЈВ	Junction-to-board characterization parameter	49.8	66.8	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.



#### Electrical Characteristics(1) 6.5

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETE	R	TEST Co	ONDITIONS	V <sub>CC</sub>	MIN	TYP <sup>(2)</sup>	MAX	UNIT
V <sub>PORR</sub>	Power-on reset virising	oltage, V <sub>CC</sub>	No load,	$V_I = V_{CC}$ or $GND^{(3)}$			1.2	1.5	V
$V_{PORF}$	Power-on reset versalling (4)	oltage, V <sub>CC</sub>	No load,	$V_I = V_{CC}$ or $GND^{(3)}$		0.8	1		
					5 V		3.6		
					4.5 V to 5.5 V	2.6		4.5	
					3.3 V		1.9		
.,	Curitab autaut val	tomo	V V	1004	3 V to 3.6 V	1.6		2.8	V
$V_{pass}$	Switch output vol	ıay <del>e</del>	$V_{SWin} = V_{CC}$	$I_{SWout} = -100 \mu A$	2.5 V		1.4		V
					2.3 V to 2.7 V	1.0		1.8	
					1.8 V		8.0		
					1.65 V to 1.95 V	0.5		1.1	
	CDA		V <sub>OL</sub> = 0.4 V		4.05.1/+- 5.5.1/	3	7		Λ
l <sub>OL</sub>	SDA		V <sub>OL</sub> = 0.6 V		1.65 V to 5.5 V	6	10		mA
	SCL, SDA							±1	
	SC3-SC0, SD3-	SD0	V V OND	(3)	4.05.1/1- 5.5.1/			±1	
l <sub>l</sub>	A2-A0		$V_I = V_{CC} \text{ or GND}^{(3)}$		1.65 V to 5.5 V			±1	μΑ
	RESET	RESET						±1	
	f <sub>SCL</sub> = 400 kHz Operating mode		5.5 V		50				
		$f_{SCL} = 400 \text{ kHz}$ node $f_{SCL} = 100 \text{ kHz}$	$V_I = V_{CC}$ or $GND^{(3)}$ $I_O = 0$ $t_{r,max} = 300 \text{ ns}$	3.6 V		20			
					2.7 V		11		İ
			1,1114		1.65 V		6		
			$V_{I} = V_{CC} \text{ or GND}^{(3)}$ $V_{O} = 0$ $t_{r,max} = 1  \mu\text{s}$		5.5 V		35		
				(3)	3.6 V		14		
					2.7 V		5		
				1.65 V		2		μΑ	
I <sub>CC</sub>					5.5 V		1.6		2
		Laurian da	$V_I = GND^{(3)}$		3.6 V		1.0	1.3	
		Low inputs	$I_O = 0$		2.7 V		0.7	1.1	
					1.65 V		0.4	0.55	
	Standby mode				5.5 V		1.6	2	
			$V_I = V_{CC}$		3.6 V		1.0	1.3	
		High inputs	$I_0 = 0$		2.7 V		0.7	1.1	
					1.65 V		0.4	0.55	
	Supply-current	Supply-current		t at 0.6 V, <sub>CC</sub> or GND <sup>(3)</sup>	1.65 V to 5.5 V		2	15	
Δl <sub>CC</sub>	change		I SCI SIIA	t at V <sub>CC</sub> – 0.6 V, <sub>CC</sub> or GND <sup>(3)</sup>	1.65 V to 5.5 V		2	15	μА
C.	A2-A0		V V or CND	(3)	1 65 \/ to 5 5 \/		4.5	6	pΕ
C <sub>i</sub>	RESET		$V_I = V_{CC}$ or $GND^0$	X-7	1.65 V to 5.5 V		4.5	5.5	pF
C <sub>io(OFF)</sub>	SCL, SDA		V V == 0ND	(3) Switch OFF	4 GE V/+- F F V		15	19	~ r
C <sub>io(OFF)</sub>	SC3-SC0, SD3-	SD0	$V_I = V_{CC}$ or $GND^0$	(3) Switch OFF	1.65 V to 5.5 V		6	8	pF

<sup>(1)</sup> For operation between specified voltage ranges, refer to the worst-case parameter in both applicable ranges.

<sup>(3)</sup> 

All typical values are at nominal supply voltage (1.8-V, 2.5-V, 3.3-V, or 5-V  $V_{CC}$ ),  $T_A = 25^{\circ}C$ . RESET =  $V_{CC}$  (held high) when all other input voltages,  $V_I = GND$ . The power-on reset circuit resets the  $I^2C$  bus logic with  $V_{CC} < V_{PORF}$ .  $C_{io(ON)}$  depends on internal capacitance and external capacitance added to the SCn lines when channels(s) are ON.



## Electrical Characteristics(1) (continued)

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		V <sub>CC</sub>	MIN	TYP <sup>(2)</sup>	MAX	UNIT
R <sub>ON</sub>		$V_{O} = 0.4 \text{ V}$ $I_{O} = 15 \text{ m}$	1 15 m A	4.5 V to 5.5 V	4	10	16	
	Cuitab an atata rasiatanas		10 = 15 IIIA	3 V to 3.6 V	5	13	20	
	Switch on-state resistance	V <sub>O</sub> = 0.4 V I <sub>O</sub> = 10 mA	1 10 m A	2.3 V to 2.7 V	7	16	45	Ω
			1.65 V to 1.95 V	10	25	70		

## 6.6 I<sup>2</sup>C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 5)

			STANDARD I <sup>2</sup> C BU		FAST MODE I <sup>2</sup> C BUS		UNIT
			MIN	MAX	MIN	MAX	
f <sub>scl</sub>	I <sup>2</sup> C clock frequency		0	100	0	400	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time		4		0.6		μS
t <sub>scl</sub>	I <sup>2</sup> C clock low time		4.7		1.3		μS
t <sub>sp</sub>	I <sup>2</sup> C spike time			50		50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time		250		100		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time		0 <sup>(1)</sup>		0 <sup>(1)</sup>		μS
t <sub>icr</sub>	I <sup>2</sup> C input rise time			1000	20 + 0.1C <sub>b</sub> <sup>(2)</sup>	300	ns
t <sub>icf</sub>	I <sup>2</sup> C input fall time			300	20 + 0.1C <sub>b</sub> (2)	300	ns
t <sub>ocf</sub>	I <sup>2</sup> C output fall time	10-pF to 400-pF bus		300	20 + 0.1C <sub>b</sub> (2)	300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between stop and	d start	4.7		1.3		μS
t <sub>sts</sub>	I <sup>2</sup> C start or repeated start condition	n setup	4.7		0.6		μS
t <sub>sth</sub>	I <sup>2</sup> C start or repeated start condition	n hold	4		0.6		μS
t <sub>sps</sub>	I <sup>2</sup> C stop condition setup		4		0.6		μS
t <sub>vdL(Data)</sub>	Valid-data time (high to low) (3)	SCL low to SDA output low valid		1		1	μS
t <sub>vdH(Data)</sub>	Valid-data time (low to high) (3)	SCL low to SDA output high valid		0.6		0.6	μS
t <sub>vd(ack)</sub>	Valid-data time of ACK condition	ACK signal from SCL low to SDA output low		1		1	μS
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load			400		400	pF

<sup>(1)</sup> A device internally must provide a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IH</sub> min of the SCL signal), in order to bridge the undefined region of the falling edge of SCL.

### 6.7 Switching Characteristics

over recommended operating free-air temperature range, C<sub>L</sub> ≤ 100 pF (unless otherwise noted) (see Figure 5)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	MIN MAX	UNIT	
+ . (1)	Propagation delay time	$R_{ON} = 20 \Omega, C_L = 15 pF$	SDA or SCL	SDn or SCn	0.3	ns
'pd `	t <sub>pd</sub> <sup>(1)</sup> Propagation delay time	$R_{ON} = 20 \Omega, C_{L} = 50 pF$	SDA 01 SCL	SDIT OF SCIT	1	115

(1) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

<sup>(2)</sup> C<sub>b</sub> = total bus capacitance of one bus line in pF

<sup>(3)</sup> Data taken using a 1-kΩ pullup resistor and 50-pF load (see Figure 5)




## 6.8 Interrupt and Reset Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	MAX	UNIT
t <sub>WL</sub>	Pulse duration, RESET low	6		ns
t <sub>rst</sub> (1)	RESET time (SDA clear)		500	ns
t <sub>REC(STA)</sub>	Recovery time from RESET to start	0		ns

<sup>(1)</sup> t<sub>rst</sub> is the propagation delay measured from the time the RESET pin is first asserted low to the time the SDA pin is asserted high, signaling a stop condition. It must be a minimum of t<sub>WL</sub>.


## 6.9 Typical Characteristics




Submit Documentation Feedback




## 7 Parameter Measurement Information



Copyright © 2016, Texas Instruments Incorporated I<sup>2</sup>C PORT LOAD CONFIGURATION



BYTE	DESCRIPTION
1	I <sup>2</sup> C address + R/W
2	Control register data



## **VOLTAGE WAVEFORMS**

- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r/t_f \leq 30$  ns.
- C. The outputs are measured one at a time, with one transition per measurement.

Figure 5. I<sup>2</sup>C Interface Load Circuit, Byte Descriptions, and Voltage Waveforms



## **Parameter Measurement Information (continued)**




Figure 6. Reset Timing

Submit Documentation Feedback



## 8 Detailed Description

#### 8.1 Overview


The TCA9546A is a 4-channel, bidirectional translating I<sup>2</sup>C switch. The master SCL/SDA signal pair is directed to four channels of slave devices, SC0/SD0-SC3/SD3. Any individual downstream channel can be selected as well as any combination of the four channels.

The device offers an active-low RESET input which resets the state machine and allows the TCA9546A to recover should one of the downstream I<sup>2</sup>C buses get stuck in a low state. The state machine of the device can also be reset by cycling the power supply, V<sub>CC</sub>, also known as a power-on reset (POR). Both the RESET function and a POR will cause all channels to be deselected.

The connections of the I<sup>2</sup>C data path are controlled by the same I<sup>2</sup>C master device that is switched to communicate with multiple I<sup>2</sup>C slaves. After the successful acknowledgment of the slave address (hardware selectable by A0 and A1 pins), a single 8-bit control register is written to or read from to determine the selected channels.

The TCA9546A may also be used for voltage translation, allowing the use of different bus voltages on each SCn/SDn pair such that 1.8-V, 2.5-V, or 3.3-V parts can communicate with 5-V parts. This is achieved by using external pull-up resistors to pull the bus up to the desired voltage for the master and each slave channel.

## 8.2 Functional Block Diagram



Product Folder Links: TCA9546A

Copyright © 2014-2019, Texas Instruments Incorporated



#### 8.3 Feature Description

The TCA9546A is a 4-channel, bidirectional translating switch for I<sup>2</sup>C buses that supports Standard-Mode (100 kHz) and Fast-Mode (400 kHz) operation. The TCA9546A features I<sup>2</sup>C control using a single 8-bit control register in which the four least significant bits control the enabling and disabling of the 4 switch channels of I<sup>2</sup>C data flow. Depending on the application, voltage translation of the I<sup>2</sup>C bus can also be achieved using the TCA9546A to allow 1.8-V, 2.5-V, or 3.3-V parts to communicate with 5-V parts. Additionally, in the event that communication on the I<sup>2</sup>C bus enters a fault state, the TCA9546A can be reset to resume normal operation using the RESET pin feature or by a power-on reset which results from cycling power to the device.

#### 8.4 Device Functional Modes

## 8.4.1 RESET Input

The  $\overline{\text{RESET}}$  input is an active-low signal that may be used to recover from a bus-fault condition. When this signal is asserted low for a minimum of  $t_{WL}$ , the TCA9546A resets its registers and  $I^2C$  state machine and deselects all channels. The  $\overline{\text{RESET}}$  input must be connected to  $V_{CC}$  through a pull-up resistor.

#### 8.4.2 Power-On Reset

When power is applied to  $V_{CC}$ , an internal power-on reset holds the TCA9546A in a reset condition until  $V_{CC}$  has reached  $V_{POR}$ . At this point, the reset condition is released, and the TCA9546A registers and  $I^2C$  state machine are initialized to their default states, all zeroes, causing all the channels to be deselected. Thereafter,  $V_{CC}$  must be lowered below  $V_{POR}$  to reset the device.

## 8.5 Programming

#### 8.5.1 I<sup>2</sup>C Interface

The I<sup>2</sup>C bus is for two-way two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pullup resistor when connected to the output stages of a device. Data transfer can be initiated only when the bus is not busy.

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high period of the clock pulse, as changes in the data line at this time are interpreted as control signals (see Figure 7).




Figure 7. Bit Transfer

Both data and clock lines remain high when the bus is not busy. A high-to-low transition of the data line while the clock is high is defined as the start condition (S). A low-to-high transition of the data line while the clock is high is defined as the stop condition (P) (see Figure 8).



## **Programming (continued)**




Figure 8. Definition of Start and Stop Conditions

A device generating a message is a transmitter; a device receiving is the receiver. The device that controls the message is the master, and the devices that are controlled by the master are the slaves (see Figure 9).




Figure 9. System Configuration

The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge (ACK) bit. The transmitter must release the SDA line before the receiver can send an ACK bit.

When a slave receiver is addressed, it must generate an ACK after the reception of each byte. Also, a master must generate an ACK after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull down the SDA line during the ACK clock pulse so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 10). Setup and hold times must be taken into account.



## **Programming (continued)**




Figure 10. Acknowledgment on the I<sup>2</sup>C Bus

Data is transmitted to the TCA9546A control register using the write mode shown in Figure 11.




Figure 11. Write Control Register

Data is read from the TCA9546A control register using the read mode shown in Figure 12.




Figure 12. Read Control Register

Product Folder Links: TCA9546A

Copyright © 2014-2019, Texas Instruments Incorporated



## 8.6 Control Register

#### 8.6.1 Device Address

Following a start condition, the bus master must output the address of the slave it is accessing. The address of the TCA9546A is shown in Figure 13. To conserve power, no internal pullup resistors are incorporated on the hardware-selectable address pins, and they must be pulled high or low.




Figure 13. TCA9546A Address

The last bit of the slave address defines the operation to be performed. When set to a logic 1, a read is selected, while a logic 0 selects a write operation.

#### 8.6.2 Control Register Description

Following the successful acknowledgment of the slave address, the bus master sends a byte to the TCA9546A, which is stored in the control register (see Figure 14). If multiple bytes are received by the TCA9546A, it will save the last byte received. This register can be written and read via the I<sup>2</sup>C bus.




Figure 14. Control Register

#### 8.6.3 Control Register Definition

One or several SCn/SDn downstream pairs, or channels, are selected by the contents of the control register (see Table 1). This register is written after the TCA9546A has been addressed. The four LSBs of the control byte are used to determine which channel or channels are to be selected. When a channel is selected, the channel becomes active after a stop condition has been placed on the I<sup>2</sup>C bus. This ensures that all SCn/SDn lines are in a high state when the channel is made active, so that no false conditions are generated at the time of connection. A stop condition always must occur right after the acknowledge cycle.

Product Folder Links: TCA9546A

Copyright © 2014-2019, Texas Instruments Incorporated



## **Control Register (continued)**

Table 1. Control Register Write (Channel Selection), Control Register Read (Channel Status)<sup>(1)</sup>

B7	В6	B5	B4	В3	B2	B1	В0	COMMAND
Х	X	Х	X	X	X	X	0	Channel 0 disabled
^	^	^	^	^	^	^	1	Channel 0 enabled
Х	X	Х	X	X	Х	0	V	Channel 1 disabled
^	^	^	^	^	^	1	X	Channel 1 enabled
V	X	X	X	V	0	X	V	Channel 2 disabled
X	^	^	^	X	1	^	X	Channel 2 enabled
V	X	X		0	~	X	V	Channel 3 disabled
X	^	^	X	1	X	^	X	Channel 3 enabled
0	0	0	0	0	0	0	0	No channel selected, power-up/reset default state

<sup>(1)</sup> Several channels can be enabled at the same time. For example, B3 =0, B2 = 1, B1 = 1, B0 = 0 means that channels 0 and 3 are disabled, and channels 1 and 2 are enabled. Care should be taken not to exceed the maximum bus capacity.



## 9 Application and Implementation

## 9.1 Application Information

Applications of the TCA9546A contains an  $I^2C$  (or SMBus) master device and up to four  $I^2C$  slave devices. The downstream channels are ideally used to resolve  $I^2C$  slave address conflicts. For example, if four identical digital temperature sensors are needed in the application, one sensor can be connected at each channel: 0, 1, 2, and 3. When the temperature at a specific location needs to be read, the appropriate channel can be enabled and all other channels switched off, the data can be retrieved, and the  $I^2C$  master can move on and read the next channel.

In an application where the I<sup>2</sup>C bus contain many additional slave devices that do not result in I<sup>2</sup>C slave address conflicts, these slave devices can be connected to any desired channel to distribute the total bus capacitance across multiple channels. If multiple switches will be enabled simultaneously, additional design requirements must be considered (See Design Requirements and Detailed Design Procedure).

## 9.2 Typical Application

A typical application of the TCA9546A contains anywhere from 1 to 5 separate data pull-up voltages,  $V_{DPUX}$ , one for the master device ( $V_{DPUM}$ ) and one for each of the selectable slave channels ( $V_{DPU0} - V_{DPU3}$ ). In the event where the master device and all slave devices operate at the same voltage, then the pass voltage,  $V_{pass} = V_{DPUX}$ . Once the maximum  $V_{pass}$  is known,  $V_{cc}$  can be selected easily using Figure 16. In an application where voltage translation is necessary, additional design requirements must be considered (See Design Requirements).

Figure 15 shows an application in which the TCA9546A can be used.




Figure 15. TCA9546A Typical Application Schematic



## Typical Application (continued)

#### 9.2.1 Design Requirements

The A0, A1, and A2 pins are hardware selectable to control the slave address of the TCA9546A. These pins may be tied directly to GND or  $V_{CC}$  in the application.

If multiple slave channels will be activated simultaneously in the application, then the total  $I_{OL}$  from SCL/SDA to GND on the master side will be the sum of the currents through all pull-up resistors,  $R_p$ .

The pass-gate transistors of the TCA9546A are constructed such that the  $V_{CC}$  voltage can be used to limit the maximum voltage that is passed from one  $I^2C$  bus to another.

Figure 16 shows the voltage characteristics of the pass-gate transistors (note that the graph was generated using data specified in the Electrical Characteristics section of this data sheet). In order for the TCA9546A to act as a voltage translator, the V<sub>pass</sub> voltage must be equal to or lower than the lowest bus voltage. For example, if the main bus is running at 5 V and the downstream buses are 3.3 V and 2.7 V, V<sub>pass</sub> must be equal to or below 2.7 V to effectively clamp the downstream bus voltages. As shown in Figure 16, V<sub>pass(max)</sub> is 2.7 V when the TCA9546A supply voltage is 4 V or lower, so the TCA9546A supply voltage could be set to 3.3 V. Pull-up resistors then can be used to bring the bus voltages to their appropriate levels (see Figure 15).

### 9.2.2 Detailed Design Procedure

Once all the slaves are assigned to the appropriate slave channels and bus voltages are identified, the pull-up resistors,  $R_p$ , for each of the buses need to be selected appropriately. The minimum pull-up resistance is a function of  $V_{DPUX}$ ,  $V_{OL,(max)}$ , and  $I_{OL}$ :

$$R_{p(min)} = \frac{V_{DPUX} - V_{OL(max)}}{I_{OL}}$$
(1)

The maximum pull-up resistance is a function of the maximum rise time,  $t_r$  (300 ns for fast-mode operation,  $f_{SCL}$  = 400 kHz) and bus capacitance,  $C_h$ :


$$R_{p(max)} = \frac{t_r}{0.8473 \times C_b} \tag{2}$$

The maximum bus capacitance for an  $I^2C$  bus must not exceed 400 pF for fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the TCA9546A,  $C_{io(OFF)}$ , the capacitance of wires/connections/traces, and the capacitance of each individual slave on a given channel. If multiple channels will be activated simultaneously, each of the slaves on all channels will contribute to total bus capacitance.



## **Typical Application (continued)**

## 9.2.3 TCA9546A Application Curves



Submit Documentation Feedback



## 10 Power Supply Recommendations

The operating power-supply voltage range of the TCA9546A is 1.65 V to 5.5 V applied at the VCC pin. When the TCA9546A is powered on for the first time or anytime the device needs to be reset by cycling the power supply, the power-on reset requirements must be followed to ensure the I<sup>2</sup>C bus logic is initialized properly.

## 10.1 Power-On Reset Requirements

In the event of a glitch or data corruption, TCA9546A can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

A power-on reset is shown in Figure 19.




Figure 19. V<sub>CC</sub> is Lowered Below the POR Threshold, Then Ramped Back Up to V<sub>CC</sub>

Table 2 specifies the performance of the power-on reset feature for TCA9546A for both types of power-on reset.

Table 2. Recommended Supply Sequencing And Ramp Rates<sup>(1)</sup>

	PARAMETER	MIN	TYP MAX	UNIT	
V <sub>CC_FT</sub>	Fall time	See Figure 19	1	100	ms
$V_{CC\_RT}$	Rise time	See Figure 19	0.1	100	ms
V <sub>CC_TRR</sub>	Time to re-ramp (when $V_{CC}$ drops below $V_{PORF(min)} - 50 \ mV$ or when $V_{CC}$ drops to GND)	See Figure 19	40		μS
V <sub>CC_GH</sub>	Level that $V_{CC}$ can glitch down to, but not cause a functional disruption when $V_{CC\_GW}$ = 1 $\mu s$	See Figure 20		1.2	V
V <sub>CC_GW</sub>	Glitch width that will not cause a functional disruption when $V_{CC\_GH} = 0.5 \times V_{CC}$	See Figure 20		10	μS
V <sub>PORF</sub>	Voltage trip point of POR on falling V <sub>CC</sub>	See Figure 21	0.8	1.25	V
$V_{PORR}$	Voltage trip point of POR on rising $V_{\text{CC}}$	See Figure 21	1.05	1.5	V

(1) All supply sequencing and ramp rate values are measured at  $T_A$  = 25°C



Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width  $(V_{CC\_GW})$  and height  $(V_{CC\_GH})$  are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. Figure 20 and Table 2 provide more information on how to measure these specifications.




Figure 20. Glitch Width and Glitch Height

 $V_{POR}$  is critical to the power-on reset.  $V_{POR}$  is the voltage level at which the reset condition is released and all the registers and the  $I^2C/SMBus$  state machine are initialized to their default states. The value of  $V_{POR}$  differs based on the  $V_{CC}$  being lowered to or from 0. Figure 21 and Table 2 provide more details on this specification.




Figure 21. V<sub>POR</sub>

Submit Documentation Feedback

Copyright © 2014–2019, Texas Instruments Incorporated



## 11 Layout


## 11.1 Layout Guidelines

For PCB layout of the TCA9546A, common PCB layout practices should be followed but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I<sup>2</sup>C signal speeds. It is common to have a dedicated ground plane on an inner layer of the board and pins that are connected to ground should have a low-impedance path to the ground plane in the form of wide polygon pours and multiple vias. By-pass and de-coupling capacitors are commonly used to control the voltage on the VCC pin, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple.

In an application where voltage translation is not required, all  $V_{DPUX}$  voltages and  $V_{CC}$  could be at the same potential and a single copper plane could connect all of pull-up resistors to the appropriate reference voltage. In an application where voltage translation is required,  $V_{DPUM}$ ,  $V_{DPU0}$ ,  $V_{DPU1}$ ,  $V_{DPU2}$ , and  $V_{DPU3}$  may all be on the same layer of the board with split planes to isolate different voltage potentials.

To reduce the total I<sup>2</sup>C bus capacitance added by PCB parasitics, data lines (SCn and SDn) should be a short as possible and the widths of the traces should also be minimized (e.g. 5-10 mils depending on copper weight).

## 11.2 Layout Example





## 12 Device and Documentation Support

#### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 12.2 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation



## PACKAGE OPTION ADDENDUM

6-Feb-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TCA9546ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TCA9546A	Samples
TCA9546APWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW546A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





6-Feb-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Oct-2019

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA9546ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TCA9546APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 29-Oct-2019



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCA9546ADR	SOIC	D	16	2500	367.0	367.0	38.0
TCA9546APWR	TSSOP	PW	16	2000	367.0	367.0	35.0

## D (R-PDS0-G16)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated