

Sample &

Buv





SLVSBH4E-JUNE 2012-REVISED MARCH 2015

# TPS22966 5.5-V, 6-A, 16-mΩ ON-Resistance Dual-Channel Load Switch

Technical

Documents


#### 1 Features

- Input Voltage Range: 0.8 V to 5.5 V
- Integrated Dual-Channel Load Switch
- ON-Resistance
  - R<sub>ON</sub> = 16 m $\Omega$  at V<sub>IN</sub> = 5 V (V<sub>BIAS</sub> = 5 V)
  - R<sub>ON</sub> = 16 m $\Omega$  at V<sub>IN</sub> = 3.6 V (V<sub>BIAS</sub> = 5 V)
  - R<sub>ON</sub> = 16 m $\Omega$  at V<sub>IN</sub> = 1.8 V (V<sub>BIAS</sub> = 5 V)
- 6-A Maximum Continuous Switch Current per Channel
- Low Quiescent Current
  - 80 µA (Both Channels)
  - 60 µA (Single Channel)
- Low Control Input Threshold Enables Use of 1.2-V, 1.8-V, 2.5-V, and 3.3-V Logic
- Configurable Rise Time
- Quick Output Discharge (QOD)
- SON 14-Pin Package With Thermal Pad
- ESD Performance Tested per JESD 22
  - 2-kV HBM and 1-kV CDM

# 2 Applications

- Ultrabook<sup>™</sup>
- Notebooks and Netbooks
- Tablet PCs
- Consumer Electronics
- Set-top Boxes and Residental Gateways
- Telecom Systems
- Solid-State Drives (SSD)

#### **Application Circuit**



# 3 Description

Tools &

Software

The TPS22966 is a small, low  $R_{ON}$ , dual-channel load switch with controlled turnon. The device contains two N-channel MOSFETs that can operate over an input voltage range of 0.8 V to 5.5 V and can support a maximum continuous current of 6 A per channel. Each switch is independently controlled by an on/off input (ON1 and ON2), which can interface directly with low-voltage control signals. In TPS22966, a 220- $\Omega$  on-chip load resistor is added for quick output discharge when switch is turned off.

Support &

Community

20

The TPS22966 is available in a small, space-saving 2-mm  $\times$  3-mm 14-SON package (DPU) with integrated thermal pad allowing for high power dissipation. The device is characterized for operation over the free-air temperature range of -40°C to 105°C.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS22966	WSON (14)	3.00 mm × 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# **Table of Contents**

1		tures 1
2	Арр	lications1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions
6	Spe	cifications
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 5
	6.5	Electrical Characteristics ( $V_{BIAS} = 5.0 \text{ V}$ )
	6.6	Electrical Characteristics (V <sub>BIAS</sub> = 2.5 V)6
	6.7	Switching Characteristics 7
	6.8	Typical Characteristics 8
	6.9	Typical AC Characteristics 12
7	Para	ameter Measurement Information 13
8	Deta	ailed Description 14

	8.2	Functional Block Diagram	14
	8.3	Feature Description	15
	8.4	Device Functional Modes	16
9	Appl	ication and Implementation	17
		Application Information	
	9.2	Typical Application	17
10		er Supply Recommendations	
11	Layo	out	19
	11.1	Layout Guidelines	19
	11.2	Layout Example	19
	11.3	Power Dissipation	19
12	Devi	ice and Documentation Support	20
	12.1	Trademarks	20
		Electrostatic Discharge Caution	
	12.3	Glossary	20
13		hanical, Packaging, and Orderable mation	20

8.1 Overview ...... 14

# **4** Revision History

Cł	nanges from Revision D (January 2015) to Revision E	Page
•	Added temperature operating ranges to Electrical Characteristics (V <sub>BIAS</sub> = 5.0 V) table	5
•	Added temperature operating ranges to Electrical Characteristics (V <sub>BIAS</sub> = 2.5 V) table	6
•	Updated graphics in the Typical Characteristics section	8

#### Changes from Revision C (June 2013) to Revision D

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation	
	section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and	
	Mechanical, Packaging, and Orderable Information section	1

Ch	anges from Revision B (December 2012) to Revision C Pa	age
•	Added VBIAS to ABSOLUTE MAXIMUM RATINGS table.	4
•	Updated SWITCHING CHARACTERISTIC MEASUREMENT INFORMATION.	7
•	Updated Test Circuit Diagram	. 13
•	Updated Functional Block Diagram.	. 14
•	Updated Functional Block Diagram.	

#### Changes from Revision A (July 2012) to Revision B Page Updated Application Schematic. ..... 1

# www.ti.com


14

EXAS

# Page



# 5 Pin Configuration and Functions



**Top View** 

**Bottom View** 

#### Pin Functions

PIN	١		DECODIDEION
NAME	NO.	- I/O	DESCRIPTION
VIN1	1	I	Switch 1 input. Recommended voltage range for this pin for optimal $R_{ON}$ performance is 0.8 V to $V_{BIAS}$ . Place an optional decoupling capacitor between this pin and GND for reduce VIN dip during turn-on of the channel. See <i>Application Information</i> for more information.
VIN1	2	I	Switch 1 input. Recommended voltage range for this pin for optimal $R_{ON}$ performance is 0.8 V to $V_{BIAS}$ . Place an optional decoupling capacitor between this pin and GND for reduce VIN dip during turn-on of the channel. See <i>Application Information</i> for more information.
ON1	3	I	Active high switch 1 control input. Do not leave floating.
VBIAS	4	Ι	Bias voltage. Power supply to the device. Recommended voltage range for this pin is 2.5 V to 5.5 V. See <i>Application Information</i> .
ON2	5	I	Active high switch 2 control input. Do not leave floating.
VIN2	6	I	Switch 2 input. Recommended voltage range for this pin for optimal $R_{ON}$ performance is 0.8V to $V_{BIAS}$ . Place an optional decoupling capacitor between this pin and GND for reduce VIN dip during turn-on of the channel. See <i>Application Information</i> for more information.
VIN2	7	I	Switch 2 input. Recommended voltage range for this pin for optimal $R_{ON}$ performance is 0.8 V to $V_{BIAS}$ . Place an optional decoupling capacitor between this pin and GND for reduce VIN dip during turn-on of the channel. See <i>Application Information</i> for more information.
VOUT2	8	0	Switch 2 output.
VOUT2	9	0	Switch 2 output.
CT2	10	0	Switch 2 slew rate control. Can be left floating. Capacitor used on this pin should be rated for a minimum of 25 V for desired rise time performance.
GND	11	-	Ground
CT1	12	0	Switch 1 slew rate control. Can be left floating. Capacitor used on this pin should be rated for a minimum of 25 V for desired rise time performance.
VOUT1	13	0	Switch 1 output.
VOUT1	14	0	Switch 1 output.
Thermal Pad	-	-	Thermal pad (exposed center pad) to alleviate thermal stress. Tie to GND. See <i>Layout</i> for layout guidelines.

## 6 Specifications

#### 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT <sup>(2)</sup>
V <sub>IN1,2</sub>	Input voltage	-0.3	6	V
V <sub>OUT1,2</sub>	Output voltage	-0.3	6	V
V <sub>ON1,2</sub>	ON-pin voltage	-0.3	6	V
V <sub>BIAS</sub>	V <sub>BIAS</sub> voltage	-0.3	6	V
I <sub>MAX</sub>	Maximum continuous switch current per channel		6	А
I <sub>PLS</sub>	Maximum pulsed switch current per channel, pulse <300 $\mu$ s, 2% duty cycle		8	А
TJ	Maximum junction temperature		125	°C
T <sub>LEAD</sub>	Maximum lead temperature (10-s soldering time)		300	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

#### 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\left(2\right)}$	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V <sub>IN1,2</sub>	Input voltage range		0.8	V <sub>BIAS</sub>	V
V <sub>BIAS</sub>	Bias voltage range		2.5	5.5	V
V <sub>ON1,2</sub>	ON voltage range		0	5.5	V
V <sub>OUT1,2</sub>	Output voltage range			V <sub>IN</sub>	V
VIH	High-level input voltage, ON	$V_{BIAS} = 2.5 V \text{ to } 5.5 V$	1.2	5.5	V
VIL	Low-level input voltage, ON	$V_{BIAS} = 2.5 V \text{ to } 5.5 V$	0	0.5	V
C <sub>IN1,2</sub>	Input capacitor		1 <sup>(1)</sup>		μF
T <sub>A</sub>	Operating free-air temperature	(2)	-40	105	°C

(1) Refer to Input Capacitor (Optional).

(2) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature [T<sub>A(max</sub>)] is dependent on the maximum operating junction temperature [T<sub>J(max</sub>)], the maximum power dissipation of the device in the application [P<sub>D(max</sub>]], and the junction-to-ambient thermal resistance of the part/package in the application (θ<sub>JA</sub>), as given by the following equation: TA<sub>(max</sub> = T<sub>J(max</sub>) – (θ<sub>JA</sub> × P<sub>D(max</sub>))

#### 6.4 Thermal Information

		TPS22966	
	THERMAL METRIC	DPU	UNIT
		14 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	52.3	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	45.9	
$R_{\theta JB}$	Junction-to-board thermal resistance	11.5	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.8	C/VV
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	11.4	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	6.9	

# 6.5 Electrical Characteristics (V<sub>BIAS</sub> = 5.0 V)

Unless otherwise noted, the specification in the following table applies where  $V_{BIAS} = 5.0$  V. Typical values are for  $T_A = 25^{\circ}$ C. (unless otherwise noted)

	PARAMETER	TEST CONDIT	IONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
POWER SU	PPLIES AND CURRENTS							
I <sub>IN(VBIAS-ON)</sub>	V <sub>BIAS</sub> quiescent current (both channels)	$I_{OUT1} = I_{OUT2} = 0 \text{ mA},$ $V_{IN1,2} = V_{ON1,2} = V_{BIAS} =$	5.0 V	–40°C to 105°C		80	120	μA
I <sub>IN(VBIAS-ON)</sub>	V <sub>BIAS</sub> quiescent current (single channel)	$I_{OUT1} = I_{OUT2} = 0 \text{ mA}, V_{O}$ $V_{IN1,2} = V_{ON1} = V_{BIAS} = 5$		–40°C to 105°C		60	120	μA
IIN(VBIAS-OFF)	V <sub>BIAS</sub> shutdown current	$V_{ON1,2} = 0 V, V_{OUT1,2} = 0$	V	–40°C to 105°C			2	μA
			V <sub>IN1,2</sub> = 5.0 V	-40°C to 105°C		0.5	8	
1	VIN1,2 off-state supply current (per	V <sub>ON1.2</sub> = 0 V,	V <sub>IN1,2</sub> = 3.3 V	–40°C to 105°C		0.1	3	
I <sub>IN(VIN-OFF)</sub>	channel)	$V_{OUT1,2} = 0 V$	V <sub>IN1,2</sub> = 1.8 V	–40°C to 105°C		0.07	2	μA
			V <sub>IN1,2</sub> = 0.8 V	–40°C to 105°C		0.04	1	
I <sub>ON</sub>	ON pin input leakage current	V <sub>ON</sub> = 5.5 V		–40°C to 105°C			1	μA
RESISTANC	E CHARACTERISTICS							
		I <sub>OUT</sub> = -200 mA,		25°C		16	19	mΩ
			$V_{IN} = 5.0 V$	–40°C to 85°C			21	
				–40°C to 105°C			23	
			V <sub>IN</sub> = 3.3 V	25°C		16	19	
				–40°C to 85°C			21	
				-40°C to 105°C			23	
			V <sub>IN</sub> = 1.8 V	25°C		16	19	
				–40°C to 85°C			21	
D				–40°C to 105°C			23	
R <sub>ON</sub>	ON-state resistance (per channel)	$V_{BIAS} = 5.0 V$		25°C		16	19	
			V <sub>IN</sub> = 1.5 V	–40°C to 85°C			21	-
				–40°C to 105°C			23	
				25°C		16	19	
			V <sub>IN</sub> = 1.2 V	–40°C to 85°C			21	
				–40°C to 105°C			23	
				25°C		16	19	
			V <sub>IN</sub> = 0.8 V	–40°C to 85°C			21	
				–40°C to 105°C			23	
2				–40°C to 85°C		220	300	Ω
R <sub>PD</sub>	Output pulldown resistance	V <sub>IN</sub> = 5.0 V, V <sub>ON</sub> = 0 V, I	<sub>OUT</sub> = 15 mA	–40°C to 105°C			330	

TPS22966 SLVSBH4E – JUNE 2012 – REVISED MARCH 2015



www.ti.com

# 6.6 Electrical Characteristics (V<sub>BIAS</sub> = 2.5 V)

Unless otherwise noted, the specification in the following table applies where  $V_{BIAS} = 2.5$  V. Typical values are for  $T_A = 25^{\circ}$ C (unless otherwise noted)

	PARAMETER	TEST CONDIT	T <sub>A</sub>	MIN	TYP	MAX	UNIT	
POWER SUP	PPLIES AND CURRENTS							-
I <sub>IN(VBIAS-ON)</sub>	V <sub>BIAS</sub> quiescent current (both channels)	$I_{OUT1} = I_{OUT2} = 0 \text{ mA},$ $V_{IN1,2} = V_{ON1,2} = V_{BIAS} = 2.5 \text{ V}$		-40°C to 85°C -40°C to 105°C		32	37 40	μA
I <sub>IN(VBIAS-ON)</sub>	V <sub>BIAS</sub> quiescent current (single channel)	$I_{OUT1} = I_{OUT2} = 0 \text{ mA}, V_O$ $V_{IN1,2} = V_{ON1} = V_{BIAS} = 2$	<sub>N2</sub> = 0 V	-40°C to 105°C		23	40	μA
IIN(VBIAS-OFF)	V <sub>BIAS</sub> shutdown current	$V_{ON1,2} = 0 V, V_{OUT1,2} = 0$		–40°C to 105°C			2	μA
	DINU		V <sub>IN1,2</sub> = 2.5 V	-40°C to 105°C		0.13	3	
	V <sub>IN1.2</sub> off-state supply current (per	$V_{ON1,2} = 0 V,$	$V_{IN1,2} = 1.8 V$	–40°C to 105°C		0.07	2	1
I <sub>IN(VIN-OFF)</sub>	channel)	$V_{OUT1,2} = 0 V$	$V_{IN1,2} = 1.2 V$	-40°C to 105°C		0.05	2	11Δ
			$V_{IN1,2} = 0.8 V$	-40°C to 105°C		0.04	1	
I <sub>ON</sub>	ON pin input leakage current	V <sub>ON</sub> = 5.5 V	–40°C to 105°C			1	μA	
RESISTANC	E CHARACTERISTICS							
		V	V <sub>IN</sub> = 2.5 V	25°C		21	24	
				–40°C to 85°C			27	
				–40°C to 105°C			29	
			V <sub>IN</sub> = 1.8 V	25°C		19	22	
				–40°C to 85°C			25	
				–40°C to 105°C			27	
				25°C		18	21	1
R <sub>ON</sub>	ON-state resistance	stance $I_{OUT} = -200 \text{ mA},$ $V_{IN} = 1.5 \text{ V}$ $-40^{\circ}\text{C to } 85^{\circ}\text{C}$	–40°C to 85°C			24	mΩ	
		$V_{BIAS} = 2.5 V$		–40°C to 105°C			26	
				25°C		18	21	1
			V <sub>IN</sub> = 1.2 V	–40°C to 85°C			24	1
				-40°C to 105°C			26	1
				25°C		17	20	1
			$V_{IN} = 0.8 V$	–40°C to 85°C			23	l.
				-40°C to 105°C			25	1
D			1 1	–40°C to 85°C		260	300	0
R <sub>PD</sub>	Output pulldown resistance	$V_{IN} = 2.5 \text{ V}, V_{ON} = 0 \text{ V}, I_{OUT} = 1 \text{ mA}$		-40°C to 105°C			330	Ω

# 6.7 Switching Characteristics


	PARAMETER	TEST CONDITION	MIN TYP MA	X UNIT
V <sub>IN</sub> = V	V <sub>ON</sub> = V <sub>BIAS</sub> = 5 V, T <sub>A</sub> = 25°C (	unless otherwise noted)		
t <sub>ON</sub>	Turn-on time	$R_L = 10 \Omega, C_L = 0.1 \mu F, C_T = 1000 pF$	1310	
t <sub>OFF</sub>	Turn-off time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ C_T = 1000 \ pF$	6	
t <sub>R</sub>	V <sub>OUT</sub> rise time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ C_T = 1000 \ pF$	1720	μs
t <sub>F</sub>	V <sub>OUT</sub> fall time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ C_T = 1000 \ pF$	2	
t <sub>D</sub>	ON delay time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ C_T = 1000 \ pF$	460	
$V_{IN} = 0$	$0.8 \text{ V}, \text{ V}_{ON} = \text{V}_{BIAS} = 5 \text{ V}, \text{ T}_{A} =$	25⁰C (unless otherwise noted)		
t <sub>ON</sub>	Turn-on time	$R_L = 10 \; \Omega, \; C_L = 0.1 \; \mu F, \; C_T = 1000 \; pF$	550	
t <sub>OFF</sub>	Turn-off time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ C_T = 1000 \ pF$	170	
t <sub>R</sub>	V <sub>OUT</sub> rise time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ C_T = 1000 \ pF$	325	μs
t <sub>F</sub>	V <sub>OUT</sub> fall time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ C_T = 1000 \ pF$	16	
t <sub>D</sub>	ON delay time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ C_T = 1000 \ pF$	400	
$V_{IN} = 2$	2.5 V, V <sub>ON</sub> = 5 V, V <sub>BIAS</sub> = 2.5 V	, T <sub>A</sub> = 25⁰C (unless otherwise noted)		
t <sub>ON</sub>	Turn-on time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ C_T = 1000 \ pF$	2050	
t <sub>OFF</sub>	Turn-off time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ C_T = 1000 \ pF$	5	
t <sub>R</sub>	V <sub>OUT</sub> rise time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ C_T = 1000 \ pF$	2275	μs
t <sub>F</sub>	V <sub>OUT</sub> fall time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ C_T = 1000 \ pF$	2.5	
t <sub>D</sub>	ON delay time	$R_L = 10 \; \Omega, \; C_L = 0.1 \; \mu F, \; C_T = 1000 \; pF$	990	
$V_{IN} = 0$	0.8 V, V <sub>ON</sub> = 5 V, V <sub>BIAS</sub> = 2.5 V	, T <sub>A</sub> = 25ºC (unless otherwise noted)		
t <sub>ON</sub>	Turn-on time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ C_T = 1000 \ pF$	1300	
t <sub>OFF</sub>	Turn-off time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ C_T = 1000 \ pF$	130	
t <sub>R</sub>	V <sub>OUT</sub> rise time	$R_L = 10 \; \Omega, \; C_L = 0.1 \; \mu F, \; C_T = 1000 \; pF$	875	μs
t <sub>F</sub>	V <sub>OUT</sub> fall time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ C_T = 1000 \ pF$	16	
t <sub>D</sub>	ON delay time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ C_T = 1000 \ pF$	870	

TPS22966 SLVSBH4E – JUNE 2012 – REVISED MARCH 2015




www.ti.com

#### 6.8 Typical Characteristics






#### **Typical Characteristics (continued)**






#### **Typical Characteristics (continued)**






#### **Typical Characteristics (continued)**






## 6.9 Typical AC Characteristics


at  $T_A = 25^{\circ}C$ , CT = 1 nF






## **Typical AC Characteristics (continued)**





# 7 Parameter Measurement Information



(A) Rise and fall times of the control signal is 100ns.

Figure 31. Test Circuit and T<sub>ON</sub>/T<sub>OFF</sub> Waveforms




#### 8 Detailed Description

#### 8.1 Overview

The device is a dual-channel, 6-A load switch in a 14-terminal SON package. To reduce the voltage drop in high current rails, the device implements an low resistance N-channel MOSFET. The device has a programmable slew rate for applications that require specific rise-time.

The device has very low leakage current during off state. This prevents downstream circuits from pulling high standby current from the supply. Integrated control logic, driver, power supply, and output discharge FET eliminates the need for any external components, which reduces solution size and bill of materials (BOM) count.

#### 8.2 Functional Block Diagram





#### 8.3 Feature Description

#### 8.3.1 ON/OFF Control

The ON pins control the state of the switch. Asserting ON high enables the switch. ON is active high and has a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic threshold. It can be used with any microcontroller with 1.2-V or higher GPIO voltage. This pin cannot be left floating and must be tied either high or low for proper functionality.

#### 8.3.2 Input Capacitor (Optional)

To limit the voltage drop on the input supply caused by transient inrush currents when the switch turns on into a discharged load capacitor, a capacitor needs to be placed between VIN and GND. A  $1-\mu$ F ceramic capacitor, C<sub>IN</sub>, placed close to the pins, is usually sufficient. Higher values of C<sub>IN</sub> can be used to further reduce the voltage drop during high-current application. When switching heavy loads, it is recommended to have an input capacitor about 10 times higher than the output capacitor to avoid excessive voltage drop.

#### 8.3.3 Output Capacitor (Optional)

Due to the integrated body diode in the NMOS switch, a  $C_{I \ N}$  greater than  $C_{L}$  is highly recommended. A  $C_{L}$  greater than  $C_{IN}$  can cause  $V_{OUT}$  to exceed  $V_{IN}$  when the system supply is removed. This could result in current flow through the body diode from VOUT to VIN. A  $C_{IN}$  to  $C_{L}$  ratio of 10 to 1 is recommended for minimizing  $V_{IN}$  dip caused by inrush currents during startup, however a 10 to 1 ratio for capacitance is not required for proper functionality of the device. A ratio smaller than 10 to 1 (such as 1 to 1) could cause slightly more  $V_{IN}$  dip upon turn-on due to inrush currents. This can be mitigated by increasing the capacitance on the CT pin for a longer rise time (see Figure 4).

#### 8.3.4 V<sub>IN</sub> and V<sub>BIAS</sub> Voltage Range

For optimal R<sub>ON</sub> performance, make sure  $V_{IN} \le V_{BIAS}$ . The device will still be functional if  $V_{IN} > V_{BIAS}$  but it will exhibit R<sub>ON</sub> greater than what is listed in *Electrical Characteristics*. See Figure 32 for an example of a typical device. Notice the increasing R<sub>ON</sub> as  $V_{IN}$  exceeds  $V_{BIAS}$  voltage. Be sure to never exceed the maximum voltage rating for  $V_{IN}$  and  $V_{BIAS}$ .




Figure 32. R<sub>ON</sub> vs V<sub>IN</sub> (V<sub>IN</sub> > V<sub>BIAS</sub>, Single Channel)

TEXAS INSTRUMENTS

www.ti.com

## 8.4 Device Functional Modes

ONx	VINx to VOUTx	VOUTx to GND
L	Off	On
Н	On	Off

#### **Table 1. Functions Table**



#### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

This application demonstrates how the TPS22966 can be used to limit inrush current when powering on downstream modules.

#### 9.2 Typical Application




Figure 33. Typical Application Circuit

#### 9.2.1 Design Requirements

DESIGN PARAMETER	VALUE
Input voltage	3.3 V
Bias voltage	5 V
Load capacitance (CL)	22 µF
Maximum acceptable inrush current	400 mA

#### 9.2.2 Detailed Design Procedure

When the switch is enabled, the output capacitors must be charged up from 0 V to the set value (3.3 V in this example). This charge arrives in the form of inrush current. Inrush current can be calculated using Equation 1:

Inrush Current =  $C \times dV/dt$ 

where

- C = output capacitance
- dV = output voltage
- dt = rise time

The TPS22966 offers adjustable rise time for VOUT. This feature allows the user to control the inrush current during turnon. The appropriate rise time can be calculated using Table 2 and the inrush current equation.

400 mA = 22  $\mu$ F × 3.3 V/dt

dt = 181.5 µs

To ensure an inrush current of less than 400 mA, choose a CT value that will yield a rise time of more than 181.5 µs. See the oscilloscope captures in *Application Curves* for an example of how the CT capacitor can be used to reduce inrush current.

(2) (3)



#### 9.2.2.1 Adjustable Rise Time

A capacitor to GND on the CTx pins sets the slew rate for each channel. To ensure desired performance, a capacitor with a minimum voltage rating of 25 V should be used on the CTx pin. An approximate formula for the relationship between CTx and slew rate is (the equation below accounts for 10% to 90% measurement on  $V_{OUT}$  and does **NOT** apply for CTx = 0 pF. Use Table 3 to determine rise times for when CTx = 0 pF):

 $SR = 0.32 \times CT + 13.7$ 

where

- SR = slew rate (in µs/V)
- CT = the capacitance value on the CTx pin (in pF)
- The units for the constant 13.7 is in  $\mu$ s/V.


(4)

Rise time can be calculated by multiplying the input voltage by the slew rate. Table 3 shows rise time values measured on a typical device. Rise times shown below are only valid for the power-up sequence where  $V_{IN}$  and  $V_{BIAS}$  are already in steady state condition, and the ON pin is asserted high.

CTx (pF)	RISE TIME (μs) 10% - 90%, C <sub>L</sub> = 0.1μF, C <sub>IN</sub> = 1μF, R <sub>L</sub> = 10Ω TYPICAL VALUES at 25°C, V <sub>BIAS</sub> = 5V, 25V X7R 10% CERAMIC CAP											
	5V	3.3V	1.8V	1.5V	1.2V	1.05V	0.8V					
0	124	88	63	60	53	49	42					
220	481	323	193	166	143	133	109					
470	855	603	348	299	251	228	175					
1000	1724	1185	670	570	469	411	342					
2200	3328	2240	1308	1088	893	808	650					
4700	7459	4950	2820	2429	1920	1748	1411					
10000	16059	10835	6040	5055	4230	3770	3033					

#### Table 3. Rise Time Values

#### 9.2.3 Application Curves



#### **10** Power Supply Recommendations

The device is designed to operate from a VBIAS range of 2.5 V to 5.5 V and a VIN range of 0.8 V to VBIAS.



# 11.1 Layout Guidelines

For best performance, all traces should be as short as possible. To be most effective, the input and output capacitors should be placed close to the device to minimize the effects that parasitic trace inductances may have on normal operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance.

#### 11.2 Layout Example

Notice the thermal vias located under the exposed thermal pad of the device. This allows for thermal diffusion away from the device.




Figure 36. PCB Layout Example

#### **11.3** Power Dissipation

The maximum IC junction temperature should be restricted to  $125^{\circ}$ C under normal operating conditions. To calculate the maximum allowable power dissipation,  $P_{D(max)}$  for a given output current and ambient temperature, use the following equation:

$$\mathsf{P}_{\mathsf{D}(\mathsf{max})} = \frac{\mathsf{T}_{\mathsf{J}(\mathsf{max})} - \mathsf{T}_{\mathsf{A}}}{\theta_{\mathsf{J}\mathsf{A}}}$$

where

- P<sub>D(max)</sub> = maximum allowable power dissipation
- $T_{J(max)}$  = maximum allowable junction temperature (125°C for the TPS22966)
- T<sub>A</sub> = ambient temperature of the device
- θ<sub>JA</sub> = junction to air thermal impedance. See *Thermal Information*. This parameter is highly dependent upon board layout. (5)

# 12 Device and Documentation Support

# 12.1 Trademarks

Ultrabook is a trademark of Intel. All other trademarks are the property of their respective owners.

# 12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# 12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



19-May-2015

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS22966DPUR	ACTIVE	WSON	DPU	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	RB966	Samples
TPS22966DPUT	ACTIVE	WSON	DPU	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	RB966	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# PACKAGE OPTION ADDENDUM

19-May-2015

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS22966 :

• Automotive: TPS22966-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22966DPUR	WSON	DPU	14	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS22966DPUT	WSON	DPU	14	250	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION


1-Dec-2015



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22966DPUR	WSON	DPU	14	3000	210.0	185.0	35.0
TPS22966DPUT	WSON	DPU	14	250	210.0	185.0	35.0

# **MECHANICAL DATA**



- Ç. Small Outline No-Lead (SON) package configuration.
- $\triangle$  The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. This package is Pb-free.



# DPU (R-PWSON-N14)


# PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).


For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters





- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated