




SGLS398A - APRIL 2002 - REVISED APRIL 2008

3.3-V CAN TRANSCEIVERS


FEATURES


- Qualified for Automotive Applications
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Operates With a 3.3-V Supply
- Low Power Replacement for the PCA82C250 Footprint
- Bus/Pin ESD Protection Exceeds 15-kV HBM
- Controlled Driver Output Transition Times for Improved Signal Quality on the SN65HVD230Q and SN65HVD231Q
- Unpowered Node Does Not Disturb the Bus
- Compatible With the Requirements of the ISO 11898 Standard
- Low-Current SN65HVD230Q Standby Mode 370 μA Typical
- Low-Current SN65HVD231Q Sleep Mode 0.1 μA Typical
- Designed for Signaling Rates[‡] Up To 1 Megabit/Second (Mbps)

logic diagram (positive logic)




- Thermal Shutdown Protection
- Open-Circuit Fail-Safe Design





NC - No internal connection





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

[‡] The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).



Copyright © 2008, Texas Instruments Incorporated

SN65HVD230Q-Q1 SN65HVD231Q-Q1 SN65HVD232Q-Q1 SGLS398A – APRIL 2002 – REVISED APRIL 2008

DESCRIPTION

The SN65HVD230Q, SN65HVD231Q, and SN65HVD232Q controller area network (CAN) transceivers are designed for use with the Texas Instruments TMS320Lx240x 3.3-V DSPs with CAN controllers, or with equivalent devices. They are intended for use in applications employing the CAN serial communication physical layer in accordance with the ISO 11898 standard. Each CAN transceiver is designed to provide differential transmit capability to the bus and differential receive capability to a CAN controller at speeds up to 1 Mbps.

Designed for operation in especially-harsh environments, these devices feature cross-wire protection, loss-of-ground and overvoltage protection, overtemperature protection, as well as wide common-mode range.

The transceiver interfaces the single-ended CAN controller with the differential CAN bus found in industrial, building automation, and automotive applications. It operates over a -2-V to 7-V common-mode range on the bus, and it can withstand common-mode transients of ± 25 V.

On the SN65HVD230Q and SN65HVD231Q, R_S (pin 8) provides three different modes of operation: high-speed, slope control, and low-power modes. The high-speed mode of operation is selected by connecting pin 8 to ground, allowing the transmitter output transistors to switch on and off as fast as possible with no limitation on the rise and fall slopes. The rise and fall slopes can be adjusted by connecting a resistor to ground at pin 8, since the slope is proportional to the pin's output current. This slope control is implemented with external resistor values of 10 k Ω , to achieve a 15-V/ μ s slew rate, to 100 k Ω , to achieve a 2-V/ μ s slew rate.

The circuit of the SN65HVD230Q enters a low-current standby mode during which the driver is switched off and the receiver remains active if a high logic level is applied to R_S (pin 8). The DSP controller reverses this low-current standby mode when a dominant state (bus differential voltage > 900 mV typical) occurs on the bus.

The unique difference between the SN65HVD230Q and the SN65HVD231Q is that both the driver and the receiver are switched off in the SN65HVD231Q when a high logic level is applied to R_S (pin 8) and remain in this sleep mode until the circuit is reactivated by a low logic level on R_S .

The V_{ref} (pin 5 on the SN65HVD230Q and SN65HVD231Q) is available as a $V_{CC}/2$ voltage reference.

The SN65HVD232Q is a basic CAN transceiver with no added options; pins 5 and 8 are NC, no connection.

FUNCTION NUMBER	LOW POWER MODE			INTEGRATED SLOPE CONTROL		
'230	370-μA standby mode			Yes		
'231	10-μA s	sleep mode		Yes	Yes	
'232	No star	ndby or sleep mode	mode No			
PART NUM	IBER	Q100	T _A	MARKE	D AS:	
SN65HVD230)QD	No		HV23	30Q	
SN65HVD231	IQD	No	–40°C to 125°C	HV23	31Q	
SN65HVD232	2QD	No	120 0	HV23	32Q	
SN65HVD230QDQ1 Yes		(1000)	230Q)1		
SN65HVD231QDQ1		Yes	–40°C to 125°C	231Q)1	
SN65HVD232	2QDQ1	Yes	120 0	232Q)1	
+						

AVAILABLE OPTIONS^{†‡}

[†] For the most current package and ordering information, see the Package Option

Addendum at the end of this document, or see the TI web site at http://www.ti.com. [‡] Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.

The D package is available taped and reeled. Add the suffix R to device type (e.g., SN65HVD230QDRQ1).



Function Tables

DRIVER (SN65HVD230Q, SN65HVD231Q)

		OUTI	PUTS	
INPUT D	R _S	CANH	CANL	BUS STATE
L	N	Н	L	Dominant
н	V _(Rs) < 1.2 V	Z	Z	Recessive
Open	Х	Z	Z	Recessive
Х	$V_{(Rs)} > 0.75 V_{CC}$	Z	Z	Recessive

H = high level; L = low level; X = irrelevant; ? = indeterminate

DRIVER (SN65HVD232Q)

	OUTPUTS			
INPUT D	CANH	CANL	BUS STATE	
L	Н	L	Dominant	
Н	Z	Z	Recessive	
Open	Z	Z	Recessive	

H = high level; L = low level

RECEIVER (SN65HVD230Q)

DIFFERENTIAL INPUTS	R _S	OUTPUT R
$V_{ID} \ge 0.9 V$	Х	L
$0.5 \text{ V} < \text{V}_{\text{ID}} < 0.9 \text{ V}$	Х	?
$V_{ID} \le 0.5 V$	х	Н
Open	Х	Н

H = high level; L = low level; X = irrelevant; ? = indeterminate

RECEIVER (SN65HVD231Q)

DIFFERENTIAL INPUTS	R _S	OUTPUT R
$V_{ID} \ge 0.9 V$		L
$0.5 \text{ V} < \text{V}_{\text{ID}} < 0.9 \text{ V}$	V _(Rs) < 1.2 V	?
$V_{ID} \le 0.5 V$		Н
Х	$V_{(Rs)} > 0.75 V_{CC}$	Н
X	$1.2 \text{ V} < \text{V}_{(\text{Rs})} < 0.75 \text{ V}_{\text{CC}}$?
Open	Х	Н

H = high level; L = low level; X = irrelevant; ? = indeterminate

RECEIVER (SN65HVD232Q)

DIFFERENTIAL INPUTS	OUTPUT R
$V_{ID} \ge 0.9 V$	L
0.5 V < V _{ID} < 0.9 V	?
$V_{ID} \le 0.5 V$	Н
Open	Н

H = high level; L = low level; X = irrelevant; ? = indeterminate



Function Tables (Continued)

TRANSCEIVER MODES (SN65HVD230Q, SN65HVD231Q)


V _(Rs)	OPERATING MODE
$V_{(RS)} > 0.75 V_{CC}$	Standby
10 k Ω to 100 k Ω to ground	Slope control
V _(RS) < 1 V	High speed (no slope control)

Terminal Functions

SN65HVD230Q, SN65HVD231Q				
TERMINAL		DECODIDITION		
NAME	NO.	DESCRIPTION		
CANL	6	Low bus output		
CANH	7	High bus output		
D	1	Driver input		
GND	2	Ground		
R	4	Receiver output		
R _S	8	Standby/slope control		
V _{CC}	3	Supply voltage		
V _{ref}	5	Reference output		

SN65HVD232Q				
TERMINAL		DECODIDITION		
NAME	NO.	DESCRIPTION		
CANL	6	Low bus output		
CANH	7	High bus output		
D	1	Driver input		
GND	2	Ground		
NC	5, 8	No connection		
R	4	Receiver output		
V _{CC}	3	Supply voltage		







 $100 \text{ k}\Omega$

D Input

CANH and CANL Outputs





R Output



absolute maximum ratings over operating free-air temperature (see Note 1) (unless otherwise noted) †

Supply voltage range, V _{CC} Voltage range at any bus terminal (CANH or CANL) Voltage input range, transient pulse, CANH and CANL, throu	–7 V to 16 V
Input voltage range, V _I (D or R)	
Electrostatic discharge: Human body model (see Note 2)	CANH, CANL and GND 15 kV
	All pins 2.5 kV
Charged-device model (see Note 3)	All pins 4 kV
Continuous total power dissipation	See Dissipation Rating table
Storage temperature range, T _{stg}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 secor	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

- 2. Tested in accordance with JEDEC Standard 22, Test Method A114-A.
- 3. Tested in accordance with JEDEC Standard 22, Test Method C101.

DISSIPATION RATING TABLE

	PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR [‡] ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D 725 mW 5.8 mW/°C 464 mW 377 mW 145 mW	D	725 mW	5.8 mW/°C	464 mW	377 mW	145 mW

[‡] This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

recommended operating conditions

PARAMETER						
	3	3.6	V			
Voltage at any bus terminal (common mode) VIC						
Voltage at any bus terminal (separately) VI						
D, R	2		V			
_ow-level input voltage, V _{IL} D, R						
Differential input voltage, VID (see Figure 5)						
V _(RS)						
	0.75 V _{CC}	V _{CC}	V			
	0	100	kΩ			
Driver	-40					
Receiver	-8		mA			
Driver		48				
Receiver		8	mA			
Operating free-air temperature, T _A						
	D, R Driver Receiver Driver	-2 [§] -2.5 D, R D, R 0, R -6 0 0.75 V _{CC} 0 Driver -40 Receiver -8 Driver	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			

§ The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.



SN65HVD230Q-Q1 SN65HVD231Q-Q1 SGLS398A – APRIL 2002 – REVISED APRIL 2008

driver electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARA	METER		Т	EST CONDITION	IS	MIN	TYP [†]	MAX	UNIT	
v		Deminent		$V_{I} = 0 V_{i}$		CANH	2.45		V _{CC}		
V _{OH}	Bus output	Dominant		See Figure	1 and Figure 3	CANL	0.5		1.25		
	voltage	Recessive		$V_{I} = 3 V_{2}$		CANH		2.3		V	
V _{OL}				See Figure	1 and Figure 3	CANL		2.3			
		Deminent		V _I = 0 V,	V _I = 0 V, See Figure 1			2	3	v	
V _{OD(D)}	Differential output	Dominant		$V_{I} = 0 V$, See Figure 2			1.2	2	3		
	voltage	Becessive		$V_1 = 3 V$, See Figure 1			-120	0	12	mV	
V _{OD(R)}				V _I = 3 V,	No load		-0.5	-0.2	0.05	V	
I _{IH}	High-level input cu	rent	V _I = 2 V			-30			μA		
Ι _{ΙL}	Low-level input cur	rent		V _I = 0.8 V			-30			μA	
				$V_{CANH} = -2 V$			-250		250		
I _{OS}	Short-circuit output	current		V _{CANL} = 7 V			-250		250	mA	
Co	Output capacitance)		See receive	r						
		Standby	SN65HVD230Q					370	600		
	Supply ourropt	Sleep	SN65HVD231Q	$V_{(RS)} = V_{CC}$				0.1		μA	
Icc	Supply current	All devices	Dominant	$V_I = 0 V$,	No load	Dominant		10	17	mA	
		All devices	Recessive	$V_{I} = V_{CC}$,	No load	Recessive		10	17	ШA	

[†] All typical values are at 25°C and with a 3.3-V supply.

driver switching characteristics at $T_A = 25^{\circ}C$ (unless otherwise noted)

SN65HVD230Q and SN65HVD231Q

	PARAMETER	TEST CONDITION	ONS	MIN	TYP	MAX	UNIT	
		$V_{(RS)} = 0 V$			35	85		
t _{PLH}	Propagation delay time, low-to-high-level output	R_S with 10 $k\Omega$ to ground			70	125	ns	
		R_S with 100 $k\Omega$ to ground			500	870		
		$V_{(RS)} = 0 V$			70	120	ns	
t _{PHL} Propagation d	Propagation delay time, high-to-low-level output	R_S with 10 k Ω to ground			130	180		
		R_S with 100 $k\Omega$ to ground			870	1200		
		V _(RS) = 0 V			35		ns	
t _{sk(p)}	Pulse skew (t _{P(HL)} – t _{P(LH)})	R_S with 10 $k\Omega$ to ground	C _L = 50 pF, See Figure 4		60			
		R_S with 100 $k\Omega$ to ground	occ riguie 4		370			
t _r	Differential output signal rise time			25	50	100	ns	
t _f	Differential output signal fall time	V _(RS) = 0 V		40	55	80	ns	
t _r	Differential output signal rise time			80	120	160	ns	
t _f	Differential output signal fall time	R_S with 10 k Ω to ground		80	125	150	ns	
t _r	Differential output signal rise time			600	800	1200	ns	
t _f	Differential output signal fall time	R_S with 100 k Ω to ground		600	825	1000	ns	



driver switching characteristics at T_A = 25 $^\circ C$ (unless otherwise noted)

SN65HVD232Q

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output			35	85	ns
t _{PHL}	Propagation delay time, high-to-low-level output			70	120	ns
t _{sk(p)}	Pulse skew (t _{P(HL)} – t _{P(LH)})	C _L = 50 pF, See Figure 4		35		ns
t _r	Differential output signal rise time		25	50	100	ns
t _f	Differential output signal fall time		40	55	80	ns

receiver electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIO	NS	MIN	TYP [†]	MAX	UNIT
V_{IT+}	Positive-going input threshold voltage				750	900	mV
V_{IT-}	Negative-going input threshold voltage	See Table 1	500	650			
V _{hys}	Hysteresis voltage (V _{IT+ -} V _{IT-})			100		mV	
V _{OH}	High-level output voltage	$-6~V \leq V_{ID} \leq 500~mV,~I_O = -8~mA,$	2.4			v	
V _{OL}	Low-level output voltage	900 mV \leq V _{ID} \leq 6 V, I _O = 8 mA, See			0.4		
		V _{IH} = 7 V		100		250	•
		$V_{IH} = 7 \text{ V}, V_{CC} = 0 \text{ V}$	Other input at 0 V,	100		350	μA
Ц	Bus input current	$V_{IH} = -2 V$	D = 3 V	-200		-30	
		$V_{IH} = -2 \text{ V}, \ V_{CC} = 0 \text{ V}$		-100		-20	μ A
Ci	CANH, CANL input capacitance	Pin-to-ground, V ₁ = 0.4 sin(4E6 π t) + 0.5 V	V _(D) = 3 V,		32		pF
C _{diff}	Differential input capacitance	Pin-to-pin, V _I = 0.4 sin(4E6πt) + 0.5 V	V _(D) = 3 V,		16		pF
R _{diff}	Differential input resistance	Pin-to-pin, V _(D) = 3 V		40	70	100	kΩ
R _T	CANH, CANL input resistance			20	35	50	kΩ
I _{CC}	Supply current	See driver					

 † All typical values are at 25°C and with a 3.3-V supply.

receiver switching characteristics at T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT	
t _{PLH}	Propagation delay time, low-to-high-level output				35	50	ns
t _{PHL}	Propagation delay time, high-to-low-level output	See Figure 6		35	50	ns	
t _{sk(p)}	Pulse skew (t _{P(HL)} – t _{P(LH)})				10	ns	
t _r	Output signal rise time				1.5		ns
t _f	Output signal fall time		See Figure 6		1.5		ns
t _{(loop})	Total loop delay, driver input to receiver output	$V_{(RS)} = 0 V$			70	135	
t _(loop)	Total loop delay, driver input to receiver output	R_S with 10 $k\Omega$ to ground]		105	175	ns
t _(loop)	Total loop delay, driver input to receiver output	R_S with 100 $k\Omega$ to ground			535	920	





device control-pin characteristics over recommended operating conditions (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP†	МАХ	UNIT
t(WAKE)	SN65HVD230Q wake-up time from standby mode with $\rm R_S$	See Figure 8		0.55	1.5	μS
(11/11/2)	SN65HVD231Q wake-up time from sleep mode with R_S	, , , , , , , , , , , , , , , , , , ,			3	μS
v		$-5 \ \mu\text{A} < \text{I}_{(Vref)} < 5 \ \mu\text{A}$	0.45 V _{CC}		0.55 V _{CC}	v
V _{ref}	Reference output voltage	$-50 \ \mu A < I_{(Vref)} < 50 \ \mu A$	0.4 V _{CC}		0.6 V _{CC}	v
I _(RS)	Input current for high-speed	V _(RS) < 1 V	-450		0	μA

[†] All typical values are at 25°C and with a 3.3 V supply.

PARAMETER MEASUREMENT INFORMATION
















- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 500 kHz, 50% duty cycle, t_r \leq 6 ns, t_f \leq 6 ns, Z₀ = 50 Ω .
 - B. C_L includes probe and jig capacitance.

Figure 4. Driver Test Circuit and Voltage Waveforms





Figure 5. Receiver Voltage and Current Definitions



PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 500 kHz, 50% duty cycle, t_r \leq 6 ns, t_f \leq 6 ns, Zo = 50 Ω .
 - B. C_L includes probe and jig capacitance.

Figure 6. Receiver Test Circuit and Voltage Waveforms





Figure 7. Overvoltage Protection



PARAMETER MEASUREMENT INFORMATION



V _{IC}	V _{ID}	V _{CANH}	VCANL	R OUTPUT	
–2 V	900 mV	–1.55 V	–2.45 V	L	
7 V	900 mV	8.45 V	6.55 V	L	
1 V	6 V	4 V	–2 V	L	V _{OL}
4 V	6 V	7 V	1 V	L	
–2 V	500 mV	–1.75 V	–2.25 V	Н	
7 V	500 mV	7.25 V	6.75 V	Н	
1 V	-6 V	–2 V	4 V	Н	V _{OH}
4 V	-6 V	1 V	7 V	Н	
Х	Х	Open	Open	Н	







Figure 8. $t_{(WAKE)}$ Test Circuit and Voltage Waveforms




TYPICAL CHARACTERISTICS











TEXAS INSTRUMENTS www.ti.com

TYPICAL CHARACTERISTICS




DRIVER HIGH-TO-LOW PROPAGATION DELAY TIME






DRIVER LOW-TO-HIGH PROPAGATION DELAY TIME vs




DRIVER HIGH-TO-LOW PROPAGATION DELAY TIME






TYPICAL CHARACTERISTICS









This application provides information concerning the implementation of the physical medium attachment layer in a CAN network according to the ISO 11898 standard. It presents a typical application circuit and test results, as well as discussions on slope control, total loop delay, and interoperability in 5-V systems.

introduction

ISO 11898 is the international standard for high-speed serial communication using the controller area network (CAN) bus protocol. It supports multimaster operation, real-time control, programmable data rates up to 1 Mbps, and powerful redundant error checking procedures that provide reliable data transmission. It is suited for networking *intelligent* devices as well as sensors and actuators within the rugged electrical environment of a machine chassis or factory floor. The SN65HVD230Q family of 3.3-V CAN transceivers implement the lowest layers of the ISO/OSI reference model. This is the interface with the physical signaling output of the CAN controller of the Texas Instruments TMS320Lx240x 3.3-V DSPs, as illustrated in Figure 26.






Figure 26. The Layered ISO 11898 Standard Architecture

The SN65HVD230Q family of CAN transceivers are compatible with the ISO 11898 standard; this ensures interoperability with other standard-compliant products.

application of the SN65HVD230Q

Figure 27 illustrates a typical application of the SN65HVD230Q family. The output of a DSP's CAN controller is connected to the serial driver input, pin D, and receiver serial output, pin R, of the transceiver. The transceiver is then attached to the differential bus lines at pins CANH and CANL. Typically, the bus is a twisted pair of wires with a characteristic impedance of 120 Ω , in the standard half-duplex multipoint topology of Figure 28. Each end of the bus is terminated with 120- Ω resistors in compliance with the standard to minimize signal reflections on the bus.







Figure 27. Details of a Typical CAN Node





The SN65HVD230Q/231Q/232Q 3.3-V CAN transceivers provide the interface between the 3.3-V TMS320Lx2403/6/7 CAN DSPs and the differential bus line, and are designed to transmit data at signaling rates up to 1 Mbps as defined by the ISO 11898 standard.

features of the SN65HVD230Q, SN65HVD231Q, and SN65HVD232Q

The SN65HVD230Q/231Q/232Q are pin-compatible (but not functionally identical) with one another and, depending upon the application, may be used with identical circuit boards.

These transceivers feature 3.3-V operation and standard compatibility with signaling rates up to 1 Mbps, and also offer 16-kV HBM ESD protection on the bus pins, thermal shutdown protection, bus fault protection, and open-circuit receiver failsafe. The failsafe design of the receiver assures a logic high at the receiver output if the bus wires become open circuited. If a high ambient operating environment temperature or excessive output current result in thermal shutdown, the bus pins become high impedance, while the D and R pins default to a logic high.



features of the SN65HVD230Q, SN65HVD231Q, and SN65HVD232Q (continued)

The bus pins are also maintained in a high-impedance state during low V_{CC} conditions to ensure glitch-free power-up and power-down bus protection for hot-plugging applications. This high-impedance condition also means that an unpowered node will not disturb the bus. Transceivers without this feature usually have a very low output impedance. This results in a high current demand when the transceiver is unpowered, a condition that could affect the entire bus.

operating modes

R_S (pin 8) of the SN65HVD230Q and SN65HVD231Q provides for three different modes of operation: high-speed mode, slope-control mode, and low-power standby mode.

high-speed mode

The high-speed mode can be selected by applying a logic low to Rs (pin 8). The high-speed mode of operation is commonly employed in industrial applications. High-speed allows the output to switch as fast as possible with no internal limitation on the output rise and fall slopes. The only limitations of the high-speed operation are cable length and radiated emission concerns, each of which is addressed by the slope control mode of operation.

If the low-power standby mode is to be employed in the circuit, direct connection to a DSP output pin can be used to switch between a logic-low level (< 1 V) for high speed mode operation, and the logic-high level (> 0.75 V_{CC}) for standby mode operation. Figure 29 shows a typical DSP connection, and Figure 30 shows the SN65HVD230Q driver output signal in high-speed mode on the CAN bus.






Figure 29. R_S (Pin 8) Connection to a TMS320LF2406/07 for High-Speed or Standby Mode Operation





high-speed mode (continued)



slope-control mode

Electromagnetic compatibility is essential in many applications using unshielded bus cable to reduce system cost. To reduce the electromagnetic interference generated by fast rise times and resulting harmonics, the rise and fall slopes of the SN65HVD230Q and SN65HVD231Q driver outputs can be adjusted by connecting a resistor from R_S (pin 8) to ground or to a logic low voltage, as shown in Figure 31. The slope of the driver output signal is proportional to the pin's output current. This slope control is implemented with an external resistor value of 10 k Ω to achieve a \approx 15 V/µs slew rate, and up to 100 k Ω to achieve a \approx 2.0 V/µs slew rate as displayed in Figure 32. Typical driver output waveforms from a pulse input signal with and without slope control are displayed in Figure 33. A pulse input is used rather than NRZ data to clearly display the actual slew rate.










Figure 32. SN65HVD230Q Driver Output Signal Slope vs Slope Control Resistance Value




Figure 33. Typical SN65HVD230Q 250-kbps Output Pulse Waveforms With Slope Control



standby mode (listen only mode) of the SN65HVD230Q

If a logic high (> 0.75 V_{CC}) is applied to R_S (pin 8) in Figures 29 and 31, the circuit of the SN65HVD230Q enters a low-current, *listen only* standby mode during which the driver is switched off and the receiver remains active. In this *listen only* state, the transceiver is completely passive to the bus. It makes no difference if a slope control resistor is in place as shown in Figure 31. The DSP can reverse this low-power standby mode when the rising edge of a dominant state (bus differential voltage > 900 mV typical) occurs on the bus. The DSP, sensing bus activity, reactivates the driver circuit by placing a logic low (< 1.2 V) on R_S (pin 8).

the babbling idiot protection of the SN65HVD231Q

Occasionally, a runaway CAN controller unintentionally sends messages that completely tie up the bus (what is referred to in CAN jargon as a babbling idiot). When this occurs, the DSP can engage the *listen-only* standby mode to disengage the driver and release the bus, even when access to the CAN controller has been lost. When the driver circuit is deactivated, its outputs default to a high-impedance state.

sleep mode of the SN65HVD231Q

The unique difference between the SN65HVD230Q and the SN65HVD231Q is that both driver and receiver are switched off in the SN65HVD231Q when a logic high is applied to R_S (pin 8). The device remains in a very low power-sleep mode until the circuit is reactivated with a logic low applied to R_S (pin 8). While in this sleep mode, the bus pins are in a high-impedance state, while the D and R pins default to a logic high.

loop propagation delay

Transceiver loop delay is a measure of the overall device propagation delay, consisting of the delay from the driver input to the differential outputs, plus the delay from the receiver inputs to its output.

The loop delay of the transceiver displayed in Figure 34 increases accordingly when slope control is being used. This increased loop delay means that the total bus length must be reduced to meet the CAN bit-timing requirements of the overall system. The loop delay becomes \approx 100 ns when employing slope control with a 10-k Ω resistor, and \approx 500 ns with a 100-k Ω resistor. Therefore, considering that the rule-of-thumb propagation delay of typical bus cable is 5 ns/m, slope control with the 100-k Ω resistor decreases the allowable bus length by the difference between the 500-ns max loop delay and the loop delay with no slope control, 70.7 ns. This equates to (500–70.7 ns)/5 ns, or approximately 86 m less bus length. This slew-rate/bus length trade-off to reduce electromagnetic interference to adjoining circuits from the bus can also be solved with a high-quality shielded bus cable.






Figure 34. 70.7-ns Loop Delay Through the SN65HVD230Q With $R_S = 0$



interoperability with 5-V CAN systems

It is essential that the 3.3-V SN65HVD230Q family performs seamlessly with 5-V transceivers because of the large number of 5-V devices installed. Figure 35 displays a test bus of a 3.3-V node with the SN65HVD230Q, and three 5-V nodes: one for each of TI's SN65LBC031 and UC5350 transceivers, and one using a competitor X250 transceiver.




Figure 35. 3.3-V/5-V CAN Transceiver Test Bed






Figure 36. SN65HVD230Q's Input, CAN Bus, and X250's RXD Output Waveforms

Figure 36 displays the SN65HVD230Q's input signal, the CAN bus, and the competitor X250's receiver output waveforms. The input waveform from the Tektronix HFS-9003 Pattern Generator in Figure 35 to the SN65HVD230Q is a 250-kbps pulse for this test. The circuit is monitored with Tektronix P6243, 1-GHz single-ended probes in order to display the CAN dominant and recessive bus states.

Figure 36 displays the 250-kbps pulse input waveform to the SN65HVD230Q on channel 1. Channels 2 and 3 display CANH and CANL respectively, with their recessive bus states overlaying each other to clearly display the dominant and recessive CAN bus states. Channel 4 is the receiver output waveform of the competitor X250.





12-Nov-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
SN65HVD230QD	(1) ACTIVE	SOIC	D	8	75	(2) Green (RoHS & no Sb/Br)	(6) CU NIPDAU	(3) Level-1-260C-UNLIM	-40 to 125	(4/5) HV230Q	Samples
SN65HVD230QDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HV230Q	Samples
SN65HVD230QDG4Q1	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	230Q1	Samples
SN65HVD230QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HV230Q	Samples
SN65HVD230QDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HV230Q	Samples
SN65HVD230QDRG4Q1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	230Q1	Samples
SN65HVD231QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HV231Q	Samples
SN65HVD231QDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HV231Q	Samples
SN65HVD231QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HV231Q	Samples
SN65HVD231QDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HV231Q	Samples
SN65HVD231QDRG4Q1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	231Q1	Samples
SN65HVD231QDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	231Q1	Samples
SN65HVD232QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HV232Q	Samples
SN65HVD232QDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HV232Q	Samples
SN65HVD232QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HV232Q	Samples
SN65HVD232QDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HV232Q	Samples
SN65HVD232QDRG4Q1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	232Q1	Samples



12-Nov-2014

Orderable Device	Status	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
SN65HVD232QDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	232Q1	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN65HVD230Q, SN65HVD230Q-Q1, SN65HVD231Q, SN65HVD231Q-Q1, SN65HVD232Q, SN65HVD232Q-Q1 :



www.ti.com

12-Nov-2014

- Catalog: SN65HVD230Q, SN65HVD231Q, SN65HVD232Q
- Automotive: SN65HVD230Q-Q1, SN65HVD231Q-Q1, SN65HVD232Q-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated