

SPECIFICATION

Customer: _____
Model Name: SAT070CP50D21Y0-35100T082KN
SPEC NO.: _____
Date: _____
Version: _____

Preliminary Specification
 Final Specification

| Approved by | Comment |
|-------------|---------|
| | |

| Prepared by | Reviewed by | Approved by |
|-------------|-------------|-------------|
| | | |

Record of Revision

| Version | Revise Date | Page | Content |
|------------|-------------|------|-----------------|
| Pre-spec.A | 2015/05/13 | | Initial Release |

视安通集团 SAT GROUP

Contents

| | |
|---|----|
| 1. General Specifications..... | 4 |
| 2. Pin Assignment..... | 5 |
| 3. Operation Specifications..... | 8 |
| 3.1. Absolute Maximum Rating..... | 8 |
| 3.1.1. Typical Operation Conditions..... | 9 |
| 3.1.2. Current Consumption..... | 9 |
| 3.1.3. Backlight Driving Conditions..... | 10 |
| 3.2. Power Sequence..... | 11 |
| 3.3. Timing Characteristics..... | 12 |
| 3.3.1. AC Electrical Characteristics..... | 12 |
| 3.3.2. Data Input Format..... | 13 |
| 3.3.3. Timing..... | 14 |
| 4. Optical Specifications..... | 15 |
| 5. Mechanical Drawing..... | 16 |

視安通集團 SAT GROUP

1. General Specifications

| No. | Item | Specification | Remark |
|-----|-----------------------------|----------------------------------|--------|
| 1 | LCD size | 7.0 inch(Diagonal) | |
| 2 | Driver element | a-Si TFT active matrix | |
| 3 | Resolution | 800 × 3(RGB) × 480 | |
| 4 | Display mode | Normally White, Transmissive | |
| 5 | Pixel pitch | 0.1926(H) X 0.1790(V) mm. | |
| 6 | Active area | 154.08(H) X 3(RGB) X 35.92(V) mm | |
| 7 | Outline dimensions | 165(H) X 100(V) X 3.5(D) mm | |
| 8 | Surface treatment | Anti-Glare | |
| 9 | Color arrangement | RGB-stripe | |
| 10 | Interface | TTL RGB-24bit parallel interface | |
| 11 | Backlight Power consumption | TBD | |
| 12 | Panel Power consumption | TBD | |
| 13 | Weight | TBD | |

2. Pin Assignment

FPC Connector is used for the module electronics interface. The recommended model is FH12A-50S-0.5SH manufactured by Hirose.

| Pin No. | Symbol | I/O | Function | Remark |
|---------|------------------|-----|----------------------------------|--------|
| 1 | VLED+ | P | Power for LED backlight(anode) | Note 8 |
| 2 | VLED+ | P | Power for LED backlight(anode) | Note 8 |
| 3 | VLED- | P | Power for LED backlight(Cathode) | Note 8 |
| 4 | VLED- | P | Power for LED backlight(Cathode) | Note 8 |
| 5 | GND | P | Power ground | |
| 6 | V _{COM} | I | Common voltage | |
| 7 | DV _{DD} | P | Power for Digital Circuit | |
| 8 | MODE | I | DE/SYNC mode select | Note 1 |
| 9 | DE | I | Data Input Enable | |
| 10 | VS | I | Vertical Sync Input | |
| 11 | HS | I | Horizontal Sync Input | |
| 12 | B7 | I | Blue data(MSB) | |
| 13 | B6 | I | Blue data | |
| 14 | B5 | I | Blue data | |
| 15 | B4 | I | Blue data | |
| 16 | B3 | I | Blue data | |
| 17 | B2 | I | Blue data | |
| 18 | B1 | I | Blue data | Note 2 |
| 19 | B0 | I | Blue data(LSB) | Note 2 |
| 20 | G7 | I | Green data(MSB) | |
| 21 | G6 | I | Green data | |
| 22 | G5 | I | Green data | |
| 23 | G4 | I | Green data | |
| 24 | G3 | I | Green data | |
| 25 | G2 | I | Green data | |
| 26 | G1 | I | Green data | Note 2 |

| | | | | |
|----|------------------|---|--------------------------|----------|
| 27 | G0 | I | Green data(LSB) | Note 2 |
| 28 | R7 | I | Red data(MSB) | |
| 29 | R6 | I | Red data | |
| 30 | R5 | I | Red data | |
| 31 | R4 | I | Red data | |
| 32 | R3 | I | Red data | |
| 33 | R2 | I | Red data | |
| 34 | R1 | I | Red data | Note 2 |
| 35 | R0 | I | Red data(LSB) | Note 2 |
| 36 | GND | P | Power Ground | |
| 37 | DCLK | I | Sample clock | Note 3 |
| 38 | GND | P | Power Ground | |
| 39 | L/R | I | Left / right selection | Note 4,5 |
| 40 | U/D | I | Up/down selection | Note 4,5 |
| 41 | V _{GH} | P | Gate ON Voltage | |
| 42 | V _{GL} | P | Gate OFF Voltage | |
| 43 | AV _{DD} | P | Power for Analog Circuit | |
| 44 | RESET | I | Global reset pin. | Note 6 |
| 45 | NC | - | No connection | |
| 46 | V _{COM} | I | Common Voltage | |
| 47 | DITHB | I | Dithering function | Note 7 |
| 48 | GND | P | Power Ground | |
| 49 | NC | - | No connection | |
| 50 | NC | - | No connection | |

I: input, O: output, P: Power

Note 1: DE/SYNC mode select. Normally pull high.

When select DE mode, MODE="1", VS and HS must pull high.

When select SYNC mode, MODE="0", DE must be grounded.


Note 2: When input 18 bits RGB data, the two low bits of R,G and B data must be grounded.

Note 3: Data shall be latched at the falling edge of DCLK.

Note 4: Selection of scanning mode

| Setting of scan control input | | Scanning direction |
|-------------------------------|------------------|---------------------------|
| U/D | L/R | |
| GND | DV _{DD} | Up to down, left to right |
| DV _{DD} | GND | Down to up, right to left |
| GND | GND | Up to down, right to left |
| DV _{DD} | DV _{DD} | Down to up, left to right |

Note 5: Definition of scanning direction.
Refer to the figure as below:



Note 6: Global reset pin. Active low to enter reset state. Suggest to connect with an RC reset circuit for stability. Normally pull high.

Note 7: Dithering function enable control, normally pull high.
When DITHB="1",Disable internal dithering function,
When DITHB="0",Enable internal dithering function,

Note 8: Reserve for LED power input.

3. Operation Specifications

3.1. Absolute Maximum Ratings

(Note 1)

| Item | Symbol | Values | | Unit | Remark |
|-----------------------|-----------------|--------|-------|------|--------|
| | | Min. | Max. | | |
| Power voltage | DV_{DD} | -0.3 | 3.96 | V | |
| | AV_{DD} | -0.5 | 14.85 | V | |
| | V_{GH} | -0.3 | 40.0 | V | |
| | V_{GL} | -20.0 | 0.3 | V | |
| | $V_{GH}-V_{GL}$ | 12 | 40.0 | V | |
| Operation Temperature | T_{OP} | -20 | 55 | °C | |
| Storage Temperature | T_{ST} | -20 | 60 | °C | |

Note 1: The absolute maximum rating values of this product are not allowed to be exceeded at any times. Should a module be used with any of the absolute maximum ratings exceeded, the characteristics of the module may not be recovered, or in an extreme case, the module may be permanently destroyed.

3.1.1. Typical Operation Conditions

(Note 1)

| Item | Symbol | Values | | | Unit | Remark |
|--------------------------|------------------|----------------------|------|----------------------|------|--------|
| | | Min. | Typ. | Max. | | |
| Power voltage | DV _{DD} | 3.0 | 3.3 | 3.6 | V | Note 2 |
| | AV _{DD} | 9.4 | 9.6 | 9.8 | V | |
| | V _{GH} | 17 | 18 | 19 | V | |
| | V _{GL} | -6.6 | -6.0 | -5.4 | V | |
| Input signal voltage | V _{COM} | 3.7 | 3.9 | 4.1 | V | |
| Input logic high voltage | V _{IH} | 0.7 DV _{DD} | - | DV _{DD} | V | Note 3 |
| Input logic low voltage | V _{IL} | 0 | - | 0.3 DV _{DD} | V | |

Note 1: Be sure to apply DV_{DD} and V_{GL} to the LCD first, and then apply V_{GH}.

Note 2: DV_{DD} setting should match the signals output voltage (refer to Note 3) of customer's system board.


Note 3: DCLK,HS,VS,RESET,U/D, L/R,DE,R0~R7,G0~G7,B0~B7,MODE,DITHB.

3.1.2. Current Consumption

| Item | Symbol | Values | | | Unit | Remark |
|--------------------|-------------------|--------|------|------|------|-------------------------|
| | | Min. | Typ. | Max. | | |
| Current for Driver | I _{GH} | - | 0.2 | 1.0 | mA | V _{GH} =18.0V |
| | I _{GL} | - | 0.2 | 1.0 | mA | V _{GL} = -6.0V |
| | IDV _{DD} | - | 4.0 | 10 | mA | DV _{DD} =3.3V |
| | IAV _{DD} | - | 20 | 50 | mA | AV _{DD} =9.6V |

3.1.3. Backlight Driving Conditions (21 White Chips)

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Note |
|---|--------|--------|------|------|-------------------|--------|
| Supply voltage of white LED backlight | VL | 8.7 | 9.6 | 10.5 | V | Note 1 |
| Curt for LED backlight | IL | 105 | 140 | 175 | mA | |
| Luminance (on the module surface,BM-7) | | 290 | 340 | - | cd/m ² | |
| LED life time | - | 50,000 | - | - | Hr | Note 2 |



3.2. Power Sequence

To prevent the device damage from latch up, the power on/off sequence shown below must be followed.

Power ON: VDD, GND → AVDD, AVSS → V1 to V14

Power OFF: V1 to V14 → AVDD, AVSS → VDD, GND

Power on/off control




Figure 3.1: Power on/off timing sequence

Enter and exit standby mode sequence




Figure 3.2: Enter and exit standby mode sequence

3.3. Timing Characteristics

3.3.1 AC electrical characteristics

| Parameter | Symbol | Spec. | | | Unit |
|------------------------|------------------|-------|------|------|------|
| | | Min. | Typ. | Max. | |
| HS setup time | T _{hst} | 8 | - | - | ns |
| HS hold time | T _{hhd} | 8 | - | - | ns |
| VS setup time | T _{vst} | 8 | - | - | ns |
| VS hold time | T _{vhd} | 8 | - | - | ns |
| Data setup time | T _{dsu} | 8 | - | - | ns |
| Data hold time | T _{dhd} | 8 | - | - | ns |
| DE setup time | T _{esu} | 8 | - | - | ns |
| DE hold time | T _{ehd} | 8 | - | - | ns |
| VDD Power On Slew rate | TPOR | - | - | 20 | ms |
| RSTB pulse width | TRst | 10 | - | - | μs |
| CLKIN cycle time | T _{cph} | 20 | - | - | ns |
| CLKIN pulse duty | T _{cwh} | 40 | 50 | 60 | % |
| Output stable time | T _{sst} | - | - | 6 | μs |

3.3.2. Data Input Format

- Horizontal timing




Figure 3.3 Horizontal input timing diagram

- Vertical Timing




Figure 3.4: Vertical input timing diagram

3.3.3. Timing

● Horizontal Timing

| Parameter | Symbol | Spec. | | | Unit |
|---------------------------|--------|-------|------|------|------|
| | | Min. | Typ. | Max. | |
| Horizontal Display Area | thd | - | 800 | - | DCLK |
| DCLK frequency | fclk | - | 33.3 | 50 | MHz |
| One Horizontal Line | th | 862 | 1056 | 1200 | DCLK |
| HS pulse width (Min.) | thpw | 1 | | | DCLK |
| HS pulse width (Typical.) | thpw | - | | | DCLK |
| HS pulse width (Max.) | thpw | 40 | | | DCLK |
| HS Back Porch (Blanking) | thb | 46 | 46 | 46 | DCLK |
| HS Front Porch | thfp | 16 | 210 | 354 | DCLK |
| DE mode Blanking | th-thd | 45 | 250 | 400 | DCLK |

● Vertical Timing

| Parameter | Symbol | Spec. | | | Unit |
|--------------------------|--------|-------|------|------|------|
| | | Min. | Typ. | Max. | |
| Vertical Display Area | tvd | 480 | | | TH |
| VS period time | tv | 510 | 525 | 650 | TH |
| VS pulse width | tvpw | 1 | - | 20 | TH |
| VS Back Porch (Blanking) | tvb | 23 | 23 | 23 | TH |
| VS Front Porch | tvfp | 7 | 22 | 147 | TH |
| DE mode Blanking | tv-tvd | 4 | 45 | 170 | TH |

4. Optical Specifications

Ta=25 °C

| Item | Symbol | Condition | Min | Typ | Max | Unit | Remark |
|----------------|------------|------------------|-----|-------|-------|-------------------|-------------------------|
| View Angles | θT | $CR \geq 10$ | 40 | 50 | -- | Degree | Note1 |
| | θB | | 60 | 70 | -- | | |
| | θL | | 60 | 70 | -- | | |
| | θR | | 60 | 70 | -- | | |
| Contrast Ratio | CR | $\theta=0^\circ$ | 320 | 400 | -- | | Note4 |
| Response Time | T_{ON} | 25°C | -- | 25 | 35 | ms | Note3 |
| | T_{OFF} | | | | | | |
| Chromaticity | White | Backlight is on | x | 0.273 | 0.313 | 0.353 | Note2 Note5 Note6 |
| | | | y | 0.289 | 0.329 | 0.369 | |
| | Red | | x | 0.562 | 0.602 | 0.642 | |
| | | | y | 0.297 | 0.337 | 0.377 | |
| | Green | | x | 0.309 | 0.349 | 0.389 | |
| | | | y | 0.547 | 0.587 | 0.627 | |
| | Blue | | x | 0.123 | 0.163 | 0.203 | |
| | | | y | 0.074 | 0.114 | 0.154 | |
| Uniformity | U | | 75 | 80 | -- | % | Note7 |
| NTSC | | | -- | 50 | -- | % | |
| Luminance | L | | 290 | 340 | -- | cd/m ² | Note6 |

Test Conditions:

1. $DV_{DD}=5.3V$, $I_L=140mA$ (Backlight current), the ambient temperature is 25 °C.
2. The test systems refer to Note 2.

7. Mechanical Drawing

Autodesk

3 4 5 6

| | | | |
|--------|----------------|-------------|---|
| REV 版本 | DESCRIPTION 描述 | DATE 日期 | 6 |
| A00 | First issue | MAY-14-2015 | |

| | | | |
|----|-------------|----|------|
| 1 | LED_Anode | 31 | R4 |
| 2 | LED_Anode | 32 | R3 |
| 3 | LED_Cathode | 33 | R2 |
| 4 | LED_Cathode | 34 | R1 |
| 5 | GND | 35 | R0 |
| 6 | VCOM | 36 | GND |
| 7 | VDD0 | 37 | DCLK |
| 8 | MODE | 38 | GND |
| 9 | DEN | 39 | SHLR |
| 10 | VSD | 40 | UPDN |
| 11 | HSD | 41 | VDDG |
| 12 | B7 | 42 | VEEG |
| 13 | B6 | 43 | AVDD |
| 14 | B5 | 44 | RSTB |
| 15 | B4 | 45 | NC |
| 16 | B3 | 46 | VCOM |
| 17 | B2 | 47 | DITH |
| 18 | B1 | 48 | GND |
| 19 | B0 | 49 | NC |
| 20 | G7 | 50 | NC |
| 21 | G6 | | |
| 22 | G5 | | |
| 23 | G4 | | |
| 24 | G3 | | |
| 25 | G2 | | |
| 26 | G1 | | |
| 27 | G0 | | |
| 28 | B7 | | |
| 29 | R6 | | |
| 30 | R5 | | |

Autodesk

3 4 5 6

背光电路图 (CIRCUIT DIAGRAM)

| | | | |
|-------------------|----------|-----------------------------|--|
| SCALE: FIT | UNIT: mm | PROJECTION: | <p>SAT SAT ELECTRONIC CO.,LTD</p> |
| GENERAL TOL: ±0.3 | DATE: | MODEL NUMBER: | |
| APPROVALS: | | PARTNO: | |
| APP: | | SAT070CP50D21Y0-35100T082KN | |
| CHK: | | DESIGN AUTHORITY: | |
| DWN: | | | |

Specification:

- 1). Viewing angle: 12 0'clock
- 2). Display mode: a-Si TFT/Transmissive/Normal White
- 3). Operating temp.: -20°C~+55°C
Storage temp.: -20°C~+60°C
- 4). IC: 原厂定制
- 5). All the raw material are Rohs compliant