

### **FEATURES**

- Fast 35 ns Read/Write cycle
- SRAM compatible timing, uses existing SRAM controllers without redesign
- Unlimited Read & Write endurance
- Data non-volatile for >20 years at temperature
- One memory replaces Flash, SRAM, EEPROM and BBSRAM in a system for simpler, more efficient design
- Replaces battery-backed SRAM solutions with MRAM to improve reliability
- 3.3 volt power supply
- Automatic data protection on power loss
- Commercial, Industrial, Extended temperatures
- AEC-Q100 Grade 1 option
- All products meet MSL-3 moisture sensitivity level
- RoHS-compliant SRAM TSOP2 and BGA Packages

## 256K x 16 MRAM Memory







### INTRODUCTION

The MR2A16A is a 4,194,304-bit magnetoresistive random access memory (MRAM) device organized as 262,144 words of 16 bits. The MR2A16A offers SRAM compatible 35 ns read/write timing with unlimited endurance. Data is always non-volatile for greater than 20 years. Data is automatically protected on power loss by low-voltage inhibit circuitry to prevent writes with voltage out of specification.

The MR2A16A is the ideal memory solution for applications that must permanently store and retrieve critical data and programs quickly.

The **M2A16A** is available in a small footprint 48-pin ball grid array (BGA) package and a 44-pin thin small outline package (TSOP Type 2). These packages are compatible with similar low-power SRAM products and other nonvolatile RAM products.

The MR2A16A provides highly reliable data storage over a wide range of temperatures. The product is offered with Commercial (0 to +70 °C), Industrial (-40 to +85 °C), Extended (-40 to +105 °C), and AEC-Q100 Grade 1 (-40 to +125 °C) operating temperature range options.



# **TABLE OF CONTENTS**

FE <i>F</i>	ATURES	1
INT	RODUCTION	1
BLC	OCK DIAGRAM AND PIN ASSIGNMENTS	4
	Figure 1 – Block Diagram	4
	Table 1 – Pin Functions	4
	Figure 2 – Pin Diagrams for Available Packages (Top View)	5
	Table 2 – Operating Modes	5
AB:	SOLUTE MAXIMUM RATINGS	6
	Table 3 – Absolute Maximum Ratings	6
OP	ERATING CONDITIONS	7
ı	Power Up and Power Down Sequencing	8
	Figure 3 – Power Up and Power Down Diagram	8
DC	CHARACTERISTICS	9
	Table 4 – DC Characteristics	9
	Table 5 – Power Supply Characteristics	9
TIN	IING SPECIFICATIONS	10
	Table 6 – Capacitance	10
	Table 7 – AC Measurement Conditions	10
	Figure 4 – Output Load Test Low and High	10
	Figure 5 – Output Load Test All Others	10
I	Read Mode	11
	Table 8 – Read Cycle Timing	11
	Figure 6 – Read Cycle 1	11
	Figure 7 – Read Cycle 2	11
,	Write Mode	12
	Table 9 – Write Cycle Timing 1 (W Controlled)	12



# **TABLE OF CONTENTS (CONT'D)**

	Figure 8 – Write Cycle Timing 1 ( <b>W</b> Controlled)	.12
	Table 10 – Write Cycle Timing 2 ( <b>E</b> Controlled)	.13
	Figure 9 – Write Cycle Timing 2 ( <b>E</b> Controlled)	.13
	Table 11 – Write Cycle Timing 3 ( <b>LB</b> / <b>UB</b> Controlled)	.14
	Figure 10 – Write Cycle Timing 3 ( <b>LB</b> / <b>UB</b> Controlled)	.14
ORE	DERING INFORMATION	15
	Table 12 – Ordering Part Number System for Parallel I/O MRAM	.15
	Table 13 – MR2A16A Ordering Part Numbers	.16
PAC	KAGE OUTLINE DRAWINGS	17
	Figure 11 – 44-TSOP2 Package Outline	.17
	Figure 12 – 48-FBGA Packge Outline	.18
REV	ISION HISTORY	19
НΟ\	N TO CONTACT US	20



### **BLOCK DIAGRAM AND PIN ASSIGNMENTS**





Figure 1 – Block Diagram


**Table 1 – Pin Functions** 

Signal Name	Function
А	Address Input
Ē	Chip Enable
$\overline{W}$	Write Enable
G	Output Enable
UB	Upper Byte Enable
LB	Lower Byte Enable
DQ	Data I/O
$V_{DD}$	Power Supply
V <sub>SS</sub>	Ground
DC	Do Not Connect
NC	No Connection



Figure 2 – Pin Diagrams for Available Packages (Top View)





44-Pin TSOP Type2

48-Pin BGA

**Table 2 - Operating Modes** 

<u>E</u> 1	G <sup>1</sup>	<b>W</b> <sup>1</sup>	LB <sup>1</sup>	UB <sup>1</sup>	Mode	V <sub>DD</sub> Current	DQL[7:0] <sup>2</sup>	DQU[15:8] <sup>2</sup>
Н	Х	Х	Х	Х	Not selected	I <sub>SB1</sub> , I <sub>SB2</sub>	Hi-Z	Hi-Z
L	Н	Н	Х	Х	Output disabled	I <sub>DDR</sub>	Hi-Z	Hi-Z
L	Х	Х	Н	Н	Output disabled	I <sub>DDR</sub>	Hi-Z	Hi-Z
L	L	Н	L	Н	Lower Byte Read	I <sub>DDR</sub>	D <sub>Out</sub>	Hi-Z
L	L	Н	Н	L	Upper Byte Read	I <sub>DDR</sub>	Hi-Z	D <sub>Out</sub>
L	L	Н	L	L	Word Read	I <sub>DDR</sub>	D <sub>Out</sub>	D <sub>Out</sub>
L	Х	L	L	Н	Lower Byte Write	$I_{DDW}$	D <sub>in</sub>	Hi-Z
L	Х	L	Н	L	Upper Byte Write	I <sub>DDW</sub>	Hi-Z	D <sub>in</sub>
L	Х	L	L	L	Word Write	I <sub>DDW</sub>	D <sub>in</sub>	D <sub>in</sub>

- 1. H = high, L = low, X = don't care
- 2. Hi-Z = high impedance



### **ABSOLUTE MAXIMUM RATINGS**

### **Table 3 – Absolute Maximum Ratings**

This device contains circuitry to protect the inputs against damage caused by high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage greater than maximum rated voltages to these high-impedance (Hi-Z) circuits.

The device also contains protection against external magnetic fields. Precautions should be taken to avoid application of any magnetic field more intense than the maximum field intensity specified in the maximum ratings. <sup>1</sup>

Symbol	Parameter	Temp Range	Package	Value	Unit
V <sub>DD</sub>	Supply voltage <sup>2</sup>	-	-	-0.5 to 4.0	V
V <sub>IN</sub>	Voltage on any pin <sup>2</sup>	-	-	-0.5 to V <sub>DD</sub> + 0.5	V
I <sub>OUT</sub>	Output current per pin	-	-	±20	mA
$P_{D}$	Package power dissipation <sup>3</sup>	-	Note 3	0.600	W
		Commercial	-	-10 to 85	
 	Tomporature under bias	Industrial	-	-45 to 95	. ℃
T <sub>BIAS</sub>	Temperature under bias	Extended	-	-45 to 110	
		AEC-Q100 Grade 1	-	-45 to 130	
T <sub>stg</sub>	Storage Temperature	-	-	-55 to 150	°C
T <sub>Lead</sub>	Lead temperature during solder (3 minute max)	-	-	260	°C
	Maximum magnetic field during	Commercial	TSOP2, BGA	2,000	
l			BGA	2,000	1
H <sub>max_write</sub>	write	industrial, Extended	10,000	A/m	
		AEC-Q100 Grade 1	TSOP2	2,000	
		Commercial	TSOP2, BGA	8,000	
	Maximum magnetic field during	Industrial, Extended	BGA	8,000	A/m
H <sub>max_read</sub>	read or standby	industrial, exterided	TSOP2	10,000	] */'''
		AEC-Q100 Grade 1	TSOP2	8,000	

- 1. Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to recommended operating conditions. Exposure to excessive voltages or magnetic fields could affect device reliability.
- 2. All voltages are referenced to  $V_{SS}$ .
- 3. Power dissipation capability depends on package characteristics and use environment.



### **OPERATING CONDITIONS**

Parameter	Symbol	Min	Typical	Max	Unit
Power supply voltage <sup>1</sup>	$V_{DD}$	3.0	3.3	3.6	V
Write inhibit voltage	V <sub>WI</sub>	2.5	2.7	3.0 <sup>1</sup>	V
Input high voltage	V <sub>IH</sub>	2.2	-	$V_{DD} + 0.3^2$	V
Input low voltage	V <sub>IL</sub>	-0.5 <sup>3</sup>	-	0.8	V
Temperature under bias MR2A16A (Commercial) MR2A16AC (Industrial) MR2A16AV (Extended) MR2A16AM (AEC-Q100 Grade 1) <sup>4</sup>	T <sub>A</sub>	0 -40 -40 -40		70 85 105 125	°C

- 1. There is a 2 ms startup time once  $V_{DD}$  exceeds  $V_{DD}$  (max). See "Power Up and Power Down Sequencing" on page 8.
- $2. \hspace{0.5cm} V_{IH}(max) = V_{DD} + 0.3 \ V_{DC}; \ V_{IH}(max) = V_{DD} + 2.0 \ V_{AC} \ (pulse \ width \leq 10 \ ns) \ for \ I \leq 20.0 \ mA.$
- 3.  $V_{IL}(min) = -0.5 V_{DC}$ ;  $V_{IL}(min) = -2.0 V_{AC}$  (pulse width  $\leq 10$  ns) for  $I \leq 20.0$  mA.
- 4. AEC-Q100 Grade 1 temperature profile assumes 10% duty cycle at maximum temperature (2 years out of 20 years life.)



### **Power Up and Power Down Sequencing**

The MRAM is protected from write operations whenever  $V_{DD}$  is less than  $V_{WI}$ . As soon as  $V_{DD}$  exceeds  $V_{DD}$  (min), there is a startup time of 2 ms before read or write operations can start. This time allows memory power supplies to stabilize.

The E and W control signals should track  $V_{DD}$  on power up to  $V_{DD}^{-}$  0.2 V or  $V_{IH}$  (whichever is lower) and remain high for the startup time. In most systems, this means that these signals should be pulled up with a resistor so that signal remains high if the driving signal is Hi-Z during power up. Any logic that drives E and W should hold the signals high with a power-on reset signal for longer than the startup time.

During power loss or brownout where  $V_{DD}$  goes below  $V_{WI}$ , writes are protected and a startup time must be observed when power returns above  $V_{DD}$  (min).




Figure 3 – Power Up and Power Down Sequencing Timing Diagram



### **DC CHARACTERISTICS**

### **Table 4 – DC Characteristics**

Parameter	Symbol	Min	Typical	Max	Unit
Input leakage current	l <sub>lkg(I)</sub>	-	-	±1	μΑ
Output leakage current	I <sub>lkg(O)</sub>	-	-	±1	μΑ
Output low voltage $(I_{OL} = +4 \text{ mA})$ $(I_{OL} = +100 \mu\text{A})$	V <sub>OL</sub>	-	-	0.4 V <sub>SS</sub> + 0.2	V
Output high voltage (I <sub>OH</sub> = -4 mA) (I <sub>OH</sub> = -100 μA)	V <sub>OH</sub>	2.4 V <sub>DD</sub> - 0.2	-	-	V

# **Table 5 – Power Supply Characteristics**

Parameter	Symbol	Typical	Max	Unit
AC active supply current - read modes <sup>1</sup> $(I_{OUT} = 0 \text{ mA}, V_{DD} = \text{max})$	I <sub>DDR</sub>	55	80	mA
AC active supply current - write modes <sup>1</sup> (V <sub>DD</sub> = max) Commercial Grade Industrial Grade Extended Grade AEC-Q100 Grade	I <sub>DDW</sub>	105 105 105 105	155 165 165 165	mA
AC standby current $(V_{DD} = max, \overline{E} = V_{IH})$ no other restrictions on other inputs	I <sub>SB1</sub>	18	28	mA
CMOS standby current $(\overline{E} \ge V_{DD} - 0.2 \text{ V and } V_{In} \le V_{SS} + 0.2 \text{ V or } \ge V_{DD} - 0.2 \text{ V})$ $(V_{DD} = \text{max}, f = 0 \text{ MHz})$	I <sub>SB2</sub>	9	12	mA

<sup>1.</sup> All active current measurements are measured with one address transition per cycle and at minimum cycle time.



# **TIMING SPECIFICATIONS**

### **Table 6 - Capacitance**

Parameter <sup>1</sup>	Symbol	Typical	Max	Unit
Address input capacitance	C <sub>In</sub>	-	6	pF
Control input capacitance	C <sub>In</sub>	-	6	pF
Input/Output capacitance	C <sub>I/O</sub>	-	8	рF

**Table 7 – AC Measurement Conditions** 

Parameter	Value	Unit
Logic input timing measurement reference level	1.5	V
Logic output timing measurement reference level	1.5	V
Logic input pulse levels	0 or 3.0	V
Input rise/fall time	2	ns
Output load for low and high impedance parameters	See Fi	gure 4
Output load for all other timing parameters		gure 5

Figure 4 – Output Load Test Low and High





Figure 5 - Output Load Test All Others



<sup>1.</sup> f = 1.0 MHz, dV = 3.0 V,  $T_A = 25$  °C, periodically sampled rather than 100% tested.



### **Read Mode**


**Table 8 - Read Cycle Timing** 

Parameter <sup>1</sup>	Symbol	Min	Max	Unit
Read cycle time	<sup>t</sup> AVAV	35	-	ns
Address access time	<sup>t</sup> AVQV	-	35	ns
Enable access time <sup>2</sup>	<sup>t</sup> ELQV	-	35	ns
Output enable access time	<sup>t</sup> GLQV	-	15	ns
Byte enable access time	<sup>t</sup> BLQV	-	15	ns
Output hold from address change	<sup>t</sup> AXQX	3	-	ns
Enable low to output active <sup>3</sup>	<sup>t</sup> ELQX	3	-	ns
Output enable low to output active <sup>3</sup>	<sup>t</sup> GLQX	0	-	ns
Byte enable low to output active <sup>3</sup>	<sup>t</sup> BLQX	0	-	ns
Enable high to output Hi-Z <sup>3</sup>	<sup>t</sup> EHQZ	0	15	ns
Output enable high to output Hi-Z <sup>3</sup>	<sup>t</sup> GHQZ	0	10	ns
Byte high to output Hi-Z <sup>3</sup>	<sup>t</sup> BHQZ	0	10	ns


### Notes:

- 1. W is high for read cycle. Power supplies must be properly grounded and decoupled, and bus contention conditions must be minimized or eliminated during read or write cycles.
- 2. Addresses valid before or at the same time  $\overline{E}$  goes low.
- 3. This parameter is sampled and not 100% tested. Transition is measured ±200 mV from the steady-state voltage.

# Figure 6 - Read Cycle 1



# Figure 7 – Read Cycle 2





### **Write Mode**

**Table 9 – Write Cycle Timing 1 (W Controlled)** 

Parameter <sup>1</sup>	Symbol	Min	Max	Unit
Write cycle time <sup>2</sup>	<sup>t</sup> AVAV	35	-	ns
Address set-up time	<sup>t</sup> AVWL	0	-	ns
Address valid to end of write (G high)	<sup>t</sup> AVWH	18	-	ns
Address valid to end of write (G low)	<sup>t</sup> AVWH	20	-	ns
Write pulse width (G high)	<sup>t</sup> WLWH <sup>t</sup> WLEH	15	-	ns
Write pulse width (G low)	<sup>t</sup> WLWH <sup>t</sup> WLEH	15	-	ns
Data valid to end of write	<sup>t</sup> DVWH	10	-	ns
Data hold time	tWHDX	0	-	ns
Write low to data Hi-Z <sup>3</sup>	tWLQZ	0	12	ns
Write high to output active <sup>3</sup>	<sup>t</sup> WHQX	3	-	ns
Write recovery time	<sup>t</sup> WHAX	12	-	ns

- 1. All write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If  $\overline{G}$  goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high impedance state. After  $\overline{W}$ ,  $\overline{E}$  or  $\overline{UB}/\overline{LB}$  has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between  $\overline{E}$  being asserted low in one cycle to  $\overline{E}$  being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.
- 2. All write cycle timings are referenced from the last valid address to the first transition address.
- 3. This parameter is sampled and not 100% tested. Transition is measured  $\pm 200$  mV from the steady-state voltage. At any given voltage or temperate,  $t_{WLQZ}(max) < t_{WHQX}(min)$




Figure 8 – Write Cycle Timing 1 (W Controlled)



<b>Table 10 –</b>	Write	Cvcle	Timina	2 (E	<b>Controlled</b>	1

Parameter <sup>1</sup>	Symbol	Min	Max	Unit
Write cycle time <sup>2</sup>	<sup>t</sup> AVAV	35	-	ns
Address set-up time	<sup>t</sup> AVEL	0	-	ns
Address valid to end of write (G high)	<sup>t</sup> AVEH	18	-	ns
Address valid to end of write (G low)	<sup>t</sup> AVEH	20	-	ns
Enable to end of write (G high)	<sup>t</sup> ELEH <sup>t</sup> ELWH	15	-	ns
Enable to end of write $(\overline{G} \text{ low})^3$	<sup>t</sup> ELEH <sup>t</sup> ELWH	15	-	ns
Data valid to end of write	<sup>t</sup> DVEH	10	-	ns
Data hold time	<sup>t</sup> EHDX	0	-	ns
Write recovery time	<sup>t</sup> EHAX	12	-	ns

- 1. All write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If  $\overline{G}$  goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high impedance state. After  $\overline{W}$ ,  $\overline{E}$  or  $\overline{UB}/\overline{LB}$  has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between  $\overline{E}$  being asserted low in one cycle to  $\overline{E}$  being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.
- 2. All write cycle timings are referenced from the last valid address to the first transition address.
- 3. If  $\overline{E}$  goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high-impedance state. If  $\overline{E}$  goes high at the same time or before  $\overline{W}$  goes high, the output will remain in a high-impedance state.

**Figure 9 – Write Cycle Timing 2 (E Controlled)** 






Table 11 – Write Cycle Timing 3 (LB / UB Controlled)

Parameter <sup>1</sup>	Symbol	Min	Max	Unit
Write cycle time <sup>2</sup>	<sup>t</sup> AVAV	35	-	ns
Address set-up time	<sup>t</sup> AVBL	0	-	ns
Address valid to end of write (G high)	<sup>t</sup> AVBH	18	-	ns
Address valid to end of write (G low)	<sup>t</sup> AVBH	20	-	ns
Write pulse width (G high)	<sup>t</sup> BLEH <sup>t</sup> BLWH	15	-	ns
Write pulse width (G low)	<sup>t</sup> BLEH <sup>t</sup> BLWH	15	-	ns
Data valid to end of write	<sup>t</sup> DVBH	10	-	ns
Data hold time	<sup>t</sup> BHDX	0		ns
Write recovery time	<sup>t</sup> BHAX	12	-	ns

- 1. All write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If  $\overline{G}$  goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high impedance state. After  $\overline{W}$ ,  $\overline{E}$  or  $\overline{LB}/\overline{UB}$  has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. If both byte control signals are asserted, the two signals must have no more than 2 ns skew between them. The minimum time between  $\overline{E}$  being asserted low in one cycle to  $\overline{E}$  being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.
- 2. All write cycle timings are referenced from the last valid address to the first transition address.




Figure 10 – Write Cycle Timing 3 (LB / UB Controlled)



### **ORDERING INFORMATION**

# Table 12 - Ordering Part Number System for Parallel I/O MRAM

			Memory	Density	Туре	I/O Width	Rev.	Temp	Package	Speed	Packing	Grade
	Example Ordering P	art Number	MR	2	Α	16	Α	С	MA	35	R	
MRAM		MR										
256 Kb		256										
1 Mb		0										
4 Mb		2										
16 Mb		4										
Async 3.3v		Α										
Async 3.3v Vdd and 1.8v	Vddq	D										
Async 3.3v Vdd and 1.8v	Vddq with 2.7v min. Vdd	DL										
8-bit		8										
16-bit		16										
Rev A		Α										
Rev B		В										
Commercial	0 to 70°C	Blank										
Industrial	-40 to 85°C	С										
Extended	-40 to 105°C	V										
AEC Q-100 Grade 1	-40 to 125°C	M										
44-TSOP-2		YS										
48-FBGA		MA										
16-SOIC		SC										
32-SOIC		SO										
35 ns		35										
45 ns		45										
Tray		Blank										
Tape and Reel		R										
Engineering Samples		ES										
Customer Samples		Blank										
Mass Production		Blank										




# **Table 13 – MR2A16A Ordering Part Numbers**


Temp Grade	Temp	Package	Shipping	Ordering Part Number
		44 TCOD2	Tray	MR2A16AYS35
Comemonsial	0 to +70 °C	44-TSOP2	Tape and Reel	MR2A16AYS35R
Commercial		40 DC A	Tray	MR2A16AMA35
		48-BGA	Tape and Reel	MR2A16AMA35R
		44 TCOD2	Tray	MR2A16ACYS35
la di catala l	-40 to +85 °C	44-TSOP2	Tape and Reel	MR2A16ACYS35R
Industrial		48-BGA	Tray	MR2A16ACMA35
			Tape and Reel	MR2A16ACMA35R
		44 TCOD2	Tray	MR2A16AVYS35
Extended	-40 to +105 °C	44-TSOP2	Tape and Reel	MR2A16AVYS35R
Extended		48-BGA	Tray	MR2A16AVMA35
		46-DGA	Tape and Reel	MR2A16AVMA35R
Automotive AEC-	-40 to +125 ℃	44-TSOP2	Tray	MR2A16AMYS35
Q100 Grade 1	-40 t0 +125 C	44-13OP2	Tape and Reel	MR2A16AMYS35R



### **PACKAGE OUTLINE DRAWINGS**

### Figure 11 - 44-TSOP2 Package Outline






#### **Print Version Not To Scale**

- Dimensions and tolerances per ASME Y14.5M 1994.
- Dimensions in Millimeters. 2.
- Dimensions do not include mold protrusion.
  Dimension does not include DAM bar protrusions.
  DAM Bar protrusion shall not cause the lead width to exceed 0.58.





## Figure 12 - 48-FBGA Packge Outline



#### Notes:

- Dimensions in Millimeters.
  Dimensions and tolerances per ASME Y14.5M
   1994.





- 1994.
 Maximum solder ball diameter measured parallel to DATUM A
 DATUM A, the seating plane is determined by the spherical crowns of the solder balls.
 Parallelism measurement shall exclude any effect of mark on top surface of package.



# **REVISION HISTORY**

Revision	Date	Description of Change
5	Sept 21, 2007	Changed MR2A16ATS35C product description to Legacy Commercial. Added the New Commercial temperature product (MR2A16AYS35) information. Table 3: MR2A16AYS35 Hmaxwrite=25 Oe. Table 4: MR2A16AYS35 has a 2 ms power up waiting period. Table 6: Applied values to TBD's in IDD specifications.
6	Nov 12, 2007	Table 2: Changed IDDA to IDDR or IDDW. Table 13: Added noteindicating that TS and YS are both valid package codes. Current Part Numbering System: Added commercial (missing letter) temperature range.
7	Sep 12, 2008	Reformat Datasheet for EverSpin, Add BGA Packaging Information, Add Tape & Reel Part Numbers, Add Power Sequencing Info, Correct IOH spec of VOH to -100 uA, Correct ac Test Conditions.
8	July 22, 2009	Add TSOP2 Lead Cross-Section, Add Production Note. Converted to new document format.
9	Dec 16, 2011	Added AEC-Q100 Grade 1 product option for TSOP2 package to Table 4.1. Revised Tables 2.1, 2.2 and 4.1 to include AEC-Q100 Grade 1 specifications. New logo design.
10	August 29, 2012	Corrected error in Table 1.1. Corrected Figure 2.1. Improved magnetic immunity for Industrial and Extended Grades. Corrected minor errors in Table 4.1 Product Numbering.
10.1	July 30, 2013	Corrected G to read G for 44-TSOP Type2 in Figure 1.2.
11	October 4, 2013	MR2A16AMYS35/R is released from Preliminary to fully qualified. Reformatted to meet current standards.



### **HOW TO CONTACT US**

#### **Home Page:**

www.everspin.com

#### E-Mail:

support@everspin.com orders@everspin.com sales@everspin.com

#### **USA/Canada/South and Central America**

Everspin Technologies 1347 N. Alma School Road, Suite 220 Chandler, Arizona 85224 +1-877-347-MRAM (6726) +1-480-347-1111

### **Europe, Middle East and Africa**

support.europe@everspin.com

#### Japan

support.japan@everspin.com

### **Asia Pacific**

support.asia@everspin.com

#### Filename:

EST00193\_MR2A16A\_Datasheet\_Rev11 101113

### **Everspin Technologies, Inc.**

Information in this document is provided solely to enable system and software implementers to use Everspin Technologies products. There are no express or implied licenses granted hereunder to design or fabricate any integrated circuit or circuits based on the information in this document. Everspin Technologies reserves the right to make changes without further notice to any products herein. Everspin makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Everspin Technologies assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters, which may be provided in Everspin Technologies data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters including "Typicals" must be validated for each customer application by customer's technical experts. Everspin Technologies does not convey any license under its patent rights nor the rights of others. Everspin Technologies products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Everspin Technologies product could create a situation where personal injury or death may occur. Should Buyer purchase or use Everspin Technologies products for any such unintended or unauthorized application, Buyer shall indemnify and hold Everspin Technologies and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Everspin Technologies was negligent regarding the design or manufacture of the part. Everspin™ and the Everspin logo are trademarks of Everspin Technologies, Inc. All other product or service names are the property of their respective owners.

Copyright © Everspin Technologies, Inc. 2013

