aMTPxxM

Datasheet

Multi-time program voice IC

APLUS INTEGRATED CIRCUITS INC.

Address:

3 F-10, No. 32, Sec. 1, Chenggung Rd., Taipei, Taiwan 115, R.O.C. TEL: 886-2-2782-9266 FAX: 886-2-2782-9255 WEBSITE : <u>http://www.aplusinc.com.tw</u> Technology E-mail: <u>service@aplusinc.com.tw</u> Sales E-mail:

sales@aplusinc.com.tw


Integrated Circuits Inc.

FEATURES

- Standard CMOS process.
- 8-bit PCM voice quality.
- Support 6KHz to 20KHz sampling.
- Support multi-sampling voice in one chip.
- 660 sec voice length at 6KHz sampling or 200 sec voice length at 20KHz sampling.
- Up to 100,000 time for ROM program/erase cycles.
- Combination of voice building blocks to extend playback duration.
- Table entries are available for voice slice combinations.
- Five standard triggering modes are available (controlled by software):
 - Key Trigger
 - Sequential
 - CPU Parallel
 - CPU Serial
 - ♦ MP3
- Voice section trigger options: Edge / Level; Hold / Un-hold; Retrigger / Non-retrigger.
- Built-in oscillator with fixed Rosc, software control sampling frequency
- 2.7V ~ 3.6V single power supply and < 15uA stand-by current.
- PWM Vout1 and Vout2 drive speaker directly.
- D/A COUT with ramp-up ramp-down option to drive speaker through external BJT or amplifier.
- RSTB provides external controlled reset to the chip.

DESCRIPTION

Aplus' aMTPxxM series is multi-time program voice IC. It is fabricated with Standard CMOS process with voice storage flash memory. Offer five trigger modes: Key trigger mode, sequential mode, CPU parallel mode, CPU serial mode and MP3 mode, facilitate different user interface. User selectable triggering and output signal options provide maximum flexibility to various applications. External resistor ROSC control oscillator, 8-bit resolution current mode D/A output and PWM direct speaker driving minimize the number of external components.



PIN CONFIGURATION

		al	ИТРЗ2	M		
SCK-B	d	1	\bigcirc	28	Ь	HOLD
SI-B	Ц	2		27	Þ	SO-B
WP	Ц	3		26	Þ	VDDB
VSSB	Ц	4		25	Þ	CE-B
VSS	Ц	5		24	Þ	CE-A
PD1	Ц	6		23	Þ	SO-A
PD2	С	7		22	þ	SCK-A
PD0	Ц	8		21	Þ	SI-A
VDD	D	9		20	Þ	VPP
VOUT2	Ц	10		19	þ	OSC
VOUT1	Ц	11		18	Þ	RSTB
VDDA	D	12		17	b	PB0
VSSA	Ц	13		16	þ	PB1
PB3	Ц	14		15	þ	PB2

DIP / SOP

PIN CONFIGURATION

Pin Names	Description				
VOUT1	PWM output to drive speaker directly				
	PWM output to drive speaker directly				
VOUT2	D/A current output				
VSS					
VSSA	Ground				
VSSB					
OSC	Oscillator input				
VDD					
VDDA	Supply voltage				
VDDB					
VPP	Supply voltage for firmware programming				
/HOLD	Data memory hold				
/WP	Data memory write protect				
CE-A, CE-B	Data memory enable				
SCK-A, SCK-B	Data memory serial data clock				
SO-A, SO-B	Data memory serial data output				
SI-A, SI-B	Data memory serial data input				
PB0~PB3	I/O Port-B				
PD0~PD2	I/O Port-D				
RSTB	Low active reset pin				

Pins for data memory programming are: VDDB, VSSB, WP, HOLD, CE-B, SCK-B, SI-B, SO-B and RSTB.



TRIGGER MODES

There are five trigger modes available for aMTP32M series:

- Key Trigger
- Sequential
- CPU Parallel
- CPU Serial
- MP3

Below lists the how many I/Os will be use and simple description for every modes:

		Input Pin	Maximum Section	Busy Output	Random Section Trigger	Section Option Support
	Key Trigger	6	31	Yes	Yes	Yes
(D	Sequential	1	256	Yes	No	Yes
Mode	CPU Parallel Trigger	6	32	Yes	Yes	Yes
~	CPU Serial Command	2	256	Yes	Yes	No
	MP3	5	256	Yes	No	No



• Key Trigger Mode


Support simple random voice trigger. Can play up to 31 voice section by key combination. It also provides a **BUSY** output, the **BUSY** pin will output $V_{IH \text{ when voice playing}}$.

When Section Option pin is V_{IL} , up to 31 Voice Sections can be triggered by 6 TG pins showing at Table 1.


Section Option pin default is V_{IL}.



Pin Name	PB0	PB1	PB2	PB3
Description	TG	TG	TG	TG
Pin Name	PD0	PD1	PD2	
Description	BUSY	TG	TG	



• Example



• Trigger Table

\smallsetminus				TG Pin			
		PB0	PB1	PB2	PB3	PD1	PD2
	0	HIGH	NC	NC	NC	NC	NC
	1	NC	HIGH	NC	NC	NC	NC
	2	NC	NC	HIGH	NC	NC	NC
	3	NC	NC	NC	HIGH	NC	NC
	4	NC	NC	NC	NC	HIGH	NC
0U	5	NC	NC	NC	NC	NC	HIGH
Voice Section	6	HIGH	HIGH	NC	NC	NC	NC
ce S	7	NC	HIGH	HIGH	NC	NC	NC
Voi	8	NC	NC	HIGH	HIGH	NC	NC
	9	NC	NC	NC	HIGH	HIGH	NC
	10	NC	NC	NC	NC	HIGH	HIGH
	11	HIGH	NC	NC	NC	NC	HIGH
	12	HIGH	HIGH	HIGH	NC	NC	NC
	13	NC	HIGH	HIGH	HIGH	NC	NC
	14	NC	NC	HIGH	HIGH	HIGH	NC

\smallsetminus				TG Pin			
		PB0	PB1	PB2	PB3	PD1	PD2
	15	NC	NC	NC	HIGH	HIGH	HIGH
	16	HIGH	NC	NC	NC	HIGH	HIGH
	17	HIGH	HIGH	NC	NC	NC	HIGH
	18	HIGH	HIGH	HIGH	HIGH	NC	NC
	19	NC	HIGH	HIGH	HIGH	HIGH	NC
	20	NC	NC	HIGH	HIGH	HIGH	HIGH
tior	21	HIGH	NC	NC	HIGH	HIGH	HIGH
Voice Section	22	HIGH	HIGH	NC	NC	HIGH	HIGH
oice	23	HIGH	HIGH	HIGH	NC	NC	HIGH
Ŋ	24	HIGH	HIGH	HIGH	HIGH	HIGH	NC
	25	NC	HIGH	HIGH	HIGH	HIGH	HIGH
	26	HIGH	NC	HIGH	HIGH	HIGH	HIGH
	27	HIGH	HIGH	NC	HIGH	HIGH	HIGH
	28	HIGH	HIGH	HIGH	NC	HIGH	HIGH
	29	HIGH	HIGH	HIGH	HIGH	NC	HIGH
	30	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH

Table 1. Trigger Table When Section Option Is V_{IL}

• Sequential Mode


Support play up to 256 voice section sequentially by 1 TG pin. It also provides a **BUSY** output, the **BUSY** pin will output V_{IH} when voice playing.

When **TG** pin rising edge, chip will play voice. Rising edge again, then play next voice section. When last voice section is played, chip will return to voice section 0.

• Pin Defined

Pin Name	PB0	PB1	PB2	PB3
Description	TG	N.C.	N.C.	N.C.
Pin Name	PD0	PD1	PD2	
Description	BUSY	N.C.	N.C.	

Example





• CPU Parallel Mode

• Summary


Support up to 32 voice section random play by 5 Addr pins and a TG pin. User assign voice section by Addr pins, and voice will play when TG pin rising edge. It also provides a **BUSY** output, the **BUSY** pin will output V_{IH} when voice playing.

• Pin Defined


Pin Name	PB0	PB1	PB2	PB3
Description	Addr[0]	Addr[1]	Addr[2]	Addr[3]
Pin Name	PD0	PD1	PD2	

P.S.

- 1. Addr[0] ~ Addr[4] are Section number in binary digit.
- 2. Addr[0] is the LSB (least signification bit), Addr[4] is the MSB (most signification bit).



• Example




Addr[4] ~ Addr[0] = 00000 => Play Section #0 Addr[4] ~ Addr[0] = 00001 => Play Section #1

•••

Addr[4] ~ Addr[0]= 11110 => Play Section #30

Addr[4] ~ Addr[0]= 11111 => Play Section #31




• CPU Serial Mode

The CPU serial mode is designed for CPU interface. The host CPU can send data to control aMTPxxM. **Serial Clock** and **Serial Data** are used to input section number. **BUSY** is output from the chip to the host CPU for feedback response. Maximum 256 voice section are available.

Pin Defined

Pin Name	PB0	PB1	PB2	PB3
Description	Serial Clock	Serial Data	N.C.	N.C.
Pin Name	PD0	PD1	PD2	
Description	BUSY	N.C.	N.C.	

• Example





• MP3 Mode


User can start to play the voice or pause current voice by **Play/Pause** pin, and forward or backward play by **Forward** pin or **Backward** pin, up to 256 Voice Sections.

User can enable repeat function by **Repeat Enable** pin. When repeat enable, it will loop play the current voice section by **Repeat Ranges** pin is V_{IL} ; It will loop play all the voice section sequentially by **Repeat Range** pin is V_{IH} .

Repeat Enable pin and Repeat Range pin default is VIL.

Pin Name	PB0	PB1	PB2	PB3
Description	Forward	Play Pause	Backward	N.C.
Pin Name	PD0	PD1	PD2	
Description	BUSY	Repeat Enable	Repeat Range	

Pin Defined



• Example

Repeat Enable)))
Repeat Range	Don't Care	<u>}</u>	<u>}</u>
Play / Pause			<u>`</u>
Fordward			, 1
Backward			
Voice Output	Section 0	Section 1 Section 2	Section 2 Section 1

Repeat Enable	,	<u> </u>	[_]	2	
Repeat Range	Don't Care	Ě	<u>j</u>	·	
Play / Pause					
Fordward				<u> </u>	
Backward					
Voice Output	Section 0		Section 0 Section 0	2 See	ection 0

Repeat Enable						ک ـــــ	1
Repeat Range	Don't Care	Ľ				}	Don't Care
Play / Pause	,	Ţ				<u>}</u>	- - -
Fordward						· }	
Backward						2	1 1
Voice Output	Section 0		Sectio	on 1 Sec	ction 2	Section N Section N	ection 0
ouput		•				-	N = Last Section



RAMP UP / RAPM DOWN

When playback in DAC, Ramp Up /Ramp Down will enabled. This function eliminates the 'POP' noise at the begin and end of voice playback.




Fig. 1 Ramp-up-down Enable

VOICE TABLE

One voice section can include many voice slices. User can use voice slices to save memory usage. For example, we have 3 voice file store in the memory:

File 1: "How are You?" File 2: Sound Effect File 3: Music

Voice slices are grouped together using Voice Table to form Voice Section for playback:

Voice Section No.	Voice Group Contents	Voice Table Entries
Section 0	"How are You?	File 1.
Section 1	Sound Effect + "How are You?"	File 2, File 1.
Section 2	"How are You?" + Music	File 1, File 3.
Section 3	Music	File 3.



SECTION OPIONS

In Key, Sequential and CPU parallel mode, the software provide selectable options that affect each individual group are called "Section Options". They are:

- Edge or Level trigger
- Unholdable or Holdable trigger
- Re-triggerable or non-retriggerable

Fig. 2 to Fig. 7 show the voice playback with different combination of triggering mode and the relationship between outputs and voice playback.

	(A) Trigger is shorter than a voice output	(B) Trigger is longer than a voice output			
Trigger					
Voice Output	Section 2 Section 1	Section 2 Section 2			

Fig. 2 Level, Unholdable, Non-retriggerable

	(A) Trigger is shorter than a voice output	(B) Trigger is longer than a voice output
Trigger _		
Voice Output —	Section 2 Section 1	Section 2 Section 2

Fig.	3	Level	Holdable	
8'	-		110100010	


(A) Level	l, Unholdable.
Trigger	
Voice Output	Section 0 Section 1 Section 1 Section 1 Section 1 Section 0 Section 0
(B) Level,	, Holdable.
Trigger	
Voice Output	Section 0 Section 1 Section 1 Section 1 Section 0 Section 0 Section 0
-	N is up to 254

Fig. 4 SBT sequential trigger with Level Holdable and Unholdable




^{Trigger} — Voice Output —	(A) Trigger is shorter than a voice output	(B) Trigger is longer than a voice output
	Fig. 5 Edge, Unhold	able, Non-retrigger
	(A) Trigger is shorter than a voice output	(B) Trigger is longer than a voice output
Trigger		
Voice Output —	Section 2 Section 1	Section 2
	Fig. 6 Edge,	, Holdable
(A) Edge, U	Inholdable.	
Trigger		
Voice output	Section 0 Section 1	// Section N Section 0
(B) Edge, H	Holdable.	
Trigger		
∨oice output —	Section 0 Section 1	// Section N Section 0
* Where N	l is up to 256	

Fig. 7 SBT sequential trigger with Edge Holdable and Unholdable




TRIGGER TIMING



Key Trigger, Sequential, CPU Parallel and MP3 Mode


Symbol	Parameter	Min.	Тур.	Max	Unit
t _{KD}	Trigger debounce time	20	_	_	mS
tKDD	Trigger delay after ramp down	_	0	_	mS
tUP	Ramp up time	0	32	_	mS
^t DN	Ramp down time	0	_	64	mS
t _{BS}	BUSY output set up time	0	_	1	mS
tBH	BUSY output set down time	0	_	1	mS
tASH	Address set-up / hold time	1	_	—	mS






CPU Serial Mode

Symbol	Parameter	Min.	Тур.	Max	Unit
T _{SD}	Serial data stay / hold time	1	_	_	us
T _{RAMPH}	Ramp up time	_	_	64	ms
T _{RAMPL}	Ramp down time	_	_	64	ms
T _{BUSYH}	BUSY output set up time	_	_	1	ms
T _{BUSYL}	BUSY output set down time	_	—	1	ms



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS


Symbol	Rating	Unit
V _{DD} - V _{SS}	-0.5 ~ +4.0	V
V _{IN}	$V_{SS} - 0.3 < V_{IN} < V_{DD} + 0.3$	V
V _{OUT}	V _{SS} <v<sub>OUT<v<sub>DD</v<sub></v<sub>	V
T (Operating):	0 ~ +85	°C
T (Junction)	-40 ~ +125	°C
T (Storage)	-55 ~ +125	°C

Integrated Circuits Inc.

DC CHARACTERISTICS

(TA = 0 to 70°C , VDD = 3.0V, VSS = 0V.)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
V _{DD}	Operating Voltage	2.7	3.0	3.6	V	
I _{SB}	Standby current		10	15	μΑ	I/O properly terminated
I _{OP}	Operating current		17	22	mA	I/O properly terminated
v _{IH}	"H" Input Voltage	2.7	3.0	3.5	V	V _{DD} =3.0V
v _{IL}	"L" Input Voltage	-0.5	0	0.3	V	V _{DD} =3.0V
I _{VOUTL_} N	V _{OUT} low O/P Current (Normal Volume)		130		mA	Vout=1.0V
I _{VOUTL} H	V _{OUT} low O/P Current (High Volume)		200		mA	Vout=1.0V
I _{VOUTH} _ N	V _{OUT} high O/P Current (Normal Volume)		-130		mA	Vout=2.0V
I _{VOUTH} _ H	V _{OUT} high O/P Current (High Volume)		-200		mA	Vout=2.0V
ICO	C _{OUT} O/P Current		-2		mA	Data = 80h
IOH	O/P High Current		-10		mA	V _{OH} =2.5V
I _{OL}	O/P Low Current		17		mA	V _{OL} =0.3V
R _{OSC}	Oscillator resistance	200K		240K	Ω	Built-in oscillator adjust
RN _{VOUT}	VOUT pull-down resistance		100K		Ω	VOUT pin set to internal pull-down




Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
RN _{PIO}	Programmable IO pin pull-down resistance		1M		Ω	PBx, PDx set to internal pull-down
RU _{PIO}	Programmable IO pin pull-up resistance	3.3K	4.7K		Ω	PBx, PDx set to internal pull-up
ΔFs/Fs	Frequency stability	-3		+3	%	$V_{DD} = 3V + -0.4V$
ΔFc/Fc	Chip to chip Frequency Variation	-5		+5	%	Also apply to lot to lot variation




TYPICAL APPLICATIONS

• Key Trigger Mode



Using 3.0V Battery And Key Trigger With PWM Driver Speaker






Using 4.5V Battery And Key Trigger With DAC Driver Speaker

- 1. PB0, PB1, PB2, PB3, PD1, PD2 are trigger pins (input).
- 2. PD0 is busy pin (output).
- 3. C1, C2 and C3 must be connected directly on the VDD, VDDA, VDDB and VSS, VSSA, VSSB pins of the chip.
- 4. R1 is optional for fast discharge of C1, C2, C3 and Crst when power off.



• Sequential Mode




Using 4.5V Battery And Sequential Trigger With DAC Driver Speaker

- 1. PB0 is trigger input pin (input).
- 2. PD0 is busy pin (output).
- 3. C1, C2 and C3 must be connected directly on the VDD, VDDA, VDDB and VSS, VSSA, VSSB pins of the chip.
- 4. R1 is optional for fast discharge of C1, C2, C3 and Crst when power off.




• CPU Parallel Mode




Using 3.3V Supply And CPU Parallel Trigger With DAC Driver Speaker

- 1. PB0, PB1, PB2, PB3, PD1 are address pins (input).
- 2. PD2 is trigger pin (input).
- 3. PD0 is busy pin (output).
- 4. C1, C2 and C3 must be connected directly on the VDD, VDDA, VDDB and VSS, VSSA, VSSB pins of the chip.



• CPU Serial Mode




Using 3.3V Supply And CPU Serial Trigger With DAC Driver Speaker

- 1. PB0 is serial clock pin (input).
- 2. PB1 is serial data pin (input).
- 3. PD0 is busy pin (output).
- 4. C1, C2 and C3 must be connected directly on the VDD, VDDA, VDDB and VSS, VSSA, VSSB pins of the chip.




• MP3 Mode




Using 4.5V Battery And MP3 Mode Trigger With DAC Driver Speaker

- 1. PB0 is forward pin (input).
- 2. PB1 is play / pause pin (input).
- 3. PB2 is backward pin (input).
- 4. PD1 is repeat enable option pin (input).
- 5. PD2 is repeat mode select pin (input).
- 6. PD0 is busy pin (output).
- 7. C1, C2 and C3 must be connected directly on the VDD, VDDA, VDDB and VSS, VSSA, VSSB pins of the chip.
- 8. R1 is optional for fast discharge of C1, C2, C3 and Crst when power off.



Package Information


• DIP 28-PIN





Package Information

• SOP 28-PIN





■ HISTORY

Ver 1.0

The 1St version datasheet for aMTPxxM.

Ver 1.1

Remove LQFP data

2011/12/07

2014/12/16