

Dual-Output Low-Dropout Voltage Regulators with Power-Up Sequencing for Split-Voltage DSP Systems

FEATURES

- Dual Output Voltages for Split-Supply Applications
- Selectable Power-Up Sequencing for DSP Applications
- Output Current Range of 500mA on Regulator 1 and 250mA on Regulator 2
- Fast Transient Response
- Voltage Options: 3.3V/2.5V, 3.3V/1.8V, 3.3V/1.5V, 3.3V/1.2V, and Dual Adjustable Outputs
- Open Drain Power-On Reset with 120ms Delay
- Open Drain Power Good for Regulator 1
- Ultra Low 190µA (typ) Quiescent Current
- 1µA Input Current During Standby
- Low Noise: 65μV_{RMS} Without Bypass Capacitor
- Quick Output Capacitor Discharge Feature
- Two Manual Reset Inputs
- 2% Accuracy Over Load and Temperature
- Undervoltage Lockout (UVLO) Feature
- 20-Pin PowerPAD™ TSSOP Package
- Thermal Shutdown Protection


DESCRIPTION

TPS701xx family devices are designed to provide a complete power management solution for the TMS320™ DSP family, processor power, ASIC, FPGA, and digital applications where dual output voltage regulators are required. Easy programmability of the sequencing function makes the TPS701xx family ideal for any TMS320 DSP applications with power sequencing requirements. Differentiated features, such as accuracy, fast transient response, SVS supervisory circuit, manual reset inputs, and an enable function, provide a complete system solution.

The TPS701xx family of voltage regulators offers very low dropout voltage and dual outputs with power-up sequence control, which is designed primarily for DSP applications. These devices have extremely low noise output performance without using any added filter bypass capacitors and are designed to have a fast transient response and be stable with 10µF low ESR capacitors.

These devices have fixed 3.3V/2.5V, 3.3V/1.8V, 3.3V/1.5V, 3.3V/1.2V, and adjustable/adjustable voltage options. Regulator 1 can support up to 500mA, and regulator 2 can support up to 250mA. Separate voltage inputs allow the designer to configure the source power.

PWP PACKAGE (TOP VIEW)




 \triangle

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD, TMS320 are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.





Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 170mV on regulator 1) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (maximum of 230μ A over the full range of output current). This LDO family also features a sleep mode; applying a high signal to \overline{EN} (enable) shuts down both regulators, reducing the input current to 1μ A at T_{\perp} = 25° C.

The device is enabled when the $\overline{\text{EN}}$ pin is connected to a low-level input voltage. The output voltages of the two regulators are sensed at the V_{SENSE1} and V_{SENSE2} pins, respectively.

The input signal at the SEQ pin controls the power-up sequence of the two regulators. When the device is enabled and the SEQ terminal is pulled high or left open, V_{OUT2} turns on first and V_{OUT1} remains off until V_{OUT2} reaches approximately 83% of its regulated output voltage. At that time V_{OUT1} is turned on. If V_{OUT2} is pulled below 83% (for example, an overload condition), V_{OUT1} is turned off. Pulling the SEQ terminal low reverses the power-up order and V_{OUT1} is turned on first. The SEQ pin is connected to an internal pull-up current source.

For each regulator, there is an internal discharge transistor to discharge the output capacitor when the regulator is turned off (disabled).

The PG1 pin reports the voltage conditions at V_{OUT1} , which can be used to implement an SVS for the circuitry supplied by regulator 1.

The TPS701xx features a $\overline{\text{RESET}}$ (SVS, POR, or Power-On Reset). $\overline{\text{RESET}}$ output initiates a reset in DSP systems and related digital applications in the event of an undervoltage condition. $\overline{\text{RESET}}$ indicates the status of V_{OUT2} and both manual reset pins ($\overline{\text{MR1}}$ and $\overline{\text{MR2}}$). When V_{OUT2} reaches 95% of its regulated voltage and $\overline{\text{MR1}}$ and $\overline{\text{MR2}}$ are in the logic high state, $\overline{\text{RESET}}$ goes to a high impedance state after a 120ms delay. $\overline{\text{RESET}}$ goes to the logic low state when the V_{OUT2} regulated output voltage is pulled below 95% (for example, an overload condition) of its regulated voltage. To monitor V_{OUT1} , the PG1 output pin can be connected to $\overline{\text{MR1}}$ or $\overline{\text{MR2}}$.

The device has an undervoltage lockout (UVLO) circuit which prevents the internal regulators from turning on until V_{IN1} reaches 2.5V.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)

T _J	REGULATOR 1 V _O (V)	REGULATOR 2 V _O (V)	TSSOP (PWP)
	3.3V	1.2V	TPS70145PWP
	3.3V	1.5V	TPS70148PWP
-40°C to +125°C	3.3V	1.8V	TPS70151PWP
	3.3V	2.5V	TPS70158PWP
	Adjustable (1.22V to 5.5V)	Adjustable (1.22V to 5.5V)	TPS70102PWP ⁽²⁾

(1) For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet.

(2) The TPS70102 is programmable using external resistor dividers (see *Application Information*). The PWP package is available taped and reeled. Add an **R** suffix to the device type (for example, TPS70102PWPR).

ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature range (unless otherwise noted)(1)

	TPS701xx	UNIT
Input voltage range: V N1, VIN2 (2)	-0.3 to +7	V
Voltage range at EN	-0.3 to +7	V
Output voltage range (V _{OUT1} , V _{SENSE1})	5.5	V
Output voltage range (V _{OUT2} , V _{SENSE2})	5.5	V
Maximum RESET, PG1 voltage	7	V
Maximum MR1, MR2, and SEQ voltage	V _{IN1}	V
Peak output current	Internally limited	_
Continuous total power dissipation	See Dissipation Ratings Table	_
Junction temperature range, T _J	-40 to +150	°C
Storage temperature range, T _{stg}	-65 to +150	°C
ESD rating, HBM	2	kV

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATINGS

PACKAGE	AIR FLOW (CFM)	TA ≤ 25°C	DERATING FACTOR	TA = 70°C	TA = 85°C
PWP(1)	0	3.067W	30.67mW/°C	1.687W	1.227W
PWP(I)	250	4.115W	41.15mW/°C	2.265W	1.646W

⁽¹⁾ This parameter is measured with the recommended copper heat sink pattern on a 4-layer PCB, 1 oz. copper on a 4-in by 4-in ground layer. For more information, refer to TI technical brief SLMA002.

⁽²⁾ All voltages are tied to network ground.



RECOMMENDED OPERATING CONDITIONS

Over operating temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Input voltage, V _I ⁽¹⁾	2.7	6	V
Output current, I _O (regulator 1)	0	500	mA
Output current, I _O (regulator 2)	0	250	mA
Output voltage range (for adjustable option)	1.22	5.5	V
Operating junction temperature, T _J	-40	+125	°C

⁽¹⁾ To calculate the minimum input voltage for maximum output current, use the following equation: V_{I(min)} = V_{O(max)} + V_{DO(max load)}.

ELECTRICAL CHARACTERISTICS

Over recommended operating junction temperature range (T_J = -40°C to +125°C), \forall_{N1} or \forall_{N2} = $\forall_{OUT(nom)}$ + 1V, I_O = 1mA, \overline{EN} = 0, C_O = 33 μ F, (unless otherwise noted).

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT		
		Reference voltage	2.7V < V _I < 6V, T _J = 25°C	FB connected to V _O		1.22			
		2.7V < V _I < 6V,	FB connected to V _O	1.196		1.244			
		1.2V Output	$2.7V < V_1 < 6V$	T _J = 25°C		1.2			
			$2.7V < V_1 < 6V$		1.176		1.224		
		1.5V Output	$2.7V < V_1 < 6V$	T _J = 25°C		1.5			
V _O	Output voltage (1),(2)		$2.7V < V_1 < 6V$		1.47		1.53	V	
	voltage (17,127	1.8V Output	$2.7V < V_1 < 6V$	T _J = 25°C		1.8			
			$2.7V < V_1 < 6V$		1.764		1.836		
		2.5V Output	$2.7V < V_1 < 6V$	T _J = 25°C		2.5			
			2.7V < V _I < 6V,		2.45		2.55		
		3.3V Output	$2.7V < V_1 < 6V$	T _J = 25°C		3.3			
			2.7V < V _I < 6V,		3.234		3.366		
Quiescent current (GND current) for			(2)	T _J = 25°C		190			
regulator	regulator 1 and regulator 2, $\overline{EN} = 0V^{(1)}$		(2)				230	Αμ Ο	
Output voltage line regulation (ΔV _O /V _O)		$V_0 + 1V < V_1 \le 6V$,	$T_J = 25^{\circ}C^{(1)}$		0.01%		V		
for regulat	tor 1 and regula	tor 2 ⁽³⁾	V _O + 1V < V _I ≤ 6V	(1)			0.1%	V	
Load regu	lation for V _{OUT}	1 and V _{OUT2}	T _J = 25°C	(2)		1		mV	
V _n	Output noise	Regulator 1	DW 200Hz to EUkHz	C = 22uF T = 250C	- 25°C			\/	
	voltage	Regulator 2	BW 300Hz to 50kHz,	$C_0 = 33\mu F, T_J = 25^{\circ}C$		65		μV _{RMS}	
Output ou	rrant limit	Regulator 1	V - 0V			1.6	1.9	Α	
Output current limit		Regulator 2	V _{OUT} = 0V			0.750	1	A	
Thermal s	hutdown junctio	on temperature				150		°C	
		Regulator 1	EN = V _I ,	T _J = 25°C			1		
I _I Standby	Regulator I	EN = V _I				3	μA		
(standby)	current	Regulator 2	EN = V _I ,	T _J = 25°C			1		
		Regulator 2	EN = V _I				3	μA	
PSRR	Power-supply tion	ripple rejec-	$f = 1kHz$, $C_O = 33\mu F$,	$T_J = 25^{\circ}C^{(1)}$		60		dB	

Minimum input operating voltage is 2.7V or V_{O(typ)} + 1V, whichever is greater. Maximum input voltage = 6 V, minimum output current = 1mA

(2) $I_0 = 1$ mA to 500mA for Regulator 1 and 1mA to 250mA for Regulator 2.

(3) If
$$V_O \le 1.8V$$
 then $V_{lmax} = 6V$, $V_{lmin} = 2.7V$: Line Reg. (mV) = $(\%/V) \times V_O \frac{(V_{lmax} - 2.7V)}{100} \times 1000$
If $V_O \ge 2.5V$ then $V_{lmax} = 6V$, $V_{lmin} = V_O + 1V$: Line Reg. (mV) = $(\%/V) \times V_O \frac{(V_{lmax} - (V_O + 1V))}{100} \times 1000$



ELECTRICAL CHARACTERISTICS (continued)

Over recommended operating junction temperature range (T_J = -40°C to +125°C), V_{N1} or V_{N2} = $V_{OUT(nom)}$ + 1V, I_{O} = 1mA, \overline{EN} = 0, C_{O} = 33 μ F, (unless otherwise noted).

PARAMETER	TES	T CONDITIONS	MIN	TYP	MAX	UNIT
RESET Terminal						
Minimum input voltage for valid RESET	I _{RESET} = 300μA,	V _(RESET) ≤ 0.8V		1.0	1.3	V
Trip threshold voltage	V _O decreasing		92%	95%	98%	V _{OUT}
Hysteresis voltage	Measured at V _O			0.5%		V _{OUT}
t(RESET)	RESET pulse duration	ı	80	120	160	ms
t _{ri(RESET)}	Rising edge deglitch			30		μs
Output low voltage	$V_1 = 3.5V$,	I _{O(RESET)} = 1mA		0.15	0.4	V
Leakage current	V _(RESET) = 6V				1	μA
PG1 Terminal	,					
Minimum input voltage for valid PG1	I _(PG1) = 300μA,	$V_{(PG1)} \le 0.8V$		1.0	1.3	V
Trip threshold voltage	V _O decreasing		92%	95%	98%	V _{OUT}
Hysteresis voltage	Measured at V _O			0.5%		V _{OUT}
t _{r(PG1)}	Rising edge deglitch			30		μs
Output low voltage	$V_1 = 2.7V$,	I _{O(PG1)} = 1mA		0.15	0.4	V
Leakage current	V _(PG1) = 6V	-(/			1	μA
EN Terminal	V = -7					
High level EN input voltage			2			V
Low level EN input voltage					0.7	V
Input current (EN)			-1		1	μA
Falling edge deglitch	Measured at V _O			140		μs
SEQ Terminal						
High level SEQ input voltage			2			V
Low level SEQ input voltage					0.7	V
Falling edge deglitch	Measured at V _O			140		μs
SEQ pull-up current source				6		μA
MR1 / MR2 Terminals						
High level input voltage			2			V
Low level input voltage					0.7	V
Falling edge deglitch	Measured at V _O			140		μs
Pull-up current source				6		μA
V _{OUT2} Terminal	1					
V _{OUT2} UV comparator: Positive-going input threshold voltage of V _{OUT2} UV comparator			80% V _O	83% V _O	86% V _O	٧
V _{OUT2} UV comparator: Hysteresis				0.5% V _O		mV
V _{OUT2} UV comparator: Falling edge deglitch	V _{SENSE_2} decreasing b	pelow threshold		140		μs
Peak output current	2ms pulse width			375		mA
Discharge transistor current	V _{OUT2} = 1.5V			7.5		mA
V _{OUT1} Terminal	-					
V _{OUT1} UV comparator: Positive-going input threshold voltage of V _{OUT1} UV comparator			80% V _O	83% V _O	86% V _O	٧
V _{OUT1} UV comparator: Hysteresis				0.5% V _O		mV
V _{OUT1} UV comparator: Falling edge deglitch	V _{SENSE_1} decreasing b	pelow threshold		140		μs



ELECTRICAL CHARACTERISTICS (continued)


Over recommended operating junction temperature range (T_J = -40°C to +125°C), V_{N1} or V_{N2} = $V_{OUT(nom)}$ + 1V, I_O = 1mA, \overline{EN} = 0, C_O = 33 μ F, (unless otherwise noted).

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Dropout voltage (4)	$I_O = 500 \text{mA}, T_J = 25^{\circ}\text{C}$ $V_{IN1} = 3.2 \text{V}$		170		mV
Dropout voltage (4)	$I_{O} = 500 \text{mA}, \qquad \qquad V_{IN1} = 3.2 \text{V}$			275	mV
Peak output current ⁽⁴⁾	2ms pulse width		750		mA
Discharge transistor current	V _{OUT1} = 1.5V		7.5		mA
UVLO threshold		2.4		2.65	٧
FB Terminal					
Input current: TPS70102	FB = 1.8V		1		μA

(4) Input voltage (V_{IN1} or V_{N2}) = V_{O(typ)} - 100mV. For 1.5V, 1.8V and 2.5V regulators, the dropout voltage is limited by input voltage range. The 3.3V regulator input is set to 3.2V to perform this test.

DEVICE INFORMATION

Fixed Voltage Version




- A. For most applications, V_{SENSE1} and V_{SENSE2} should be externally connected to V_{OUT} as close as possible to the device. For other implementations, refer to SENSE terminal connection discussion in the *Application Information* section.
- B. If the SEQ terminal is floating at the input, V_{OUT2} powers up first.



DEVICE INFORMATION (continued)

Adjustable Voltage Version




- A. For most applications, FB1 and FB2 should be externally connected to resistor dividers as close as possible to the device. For other implementations, refer to FB terminals connection discussion in the *Application Information* section.
- B. If the SEQ terminal is floating at the input, V_{OUT2} powers up first




DEVICE INFORMATION (continued)

RESET Timing Diagram (with V_{IN1} Powered Up)



- NOTES: A. V_{RES} is the minimum input voltage for a valid RESET. The symbol V_{RES} is not currently listed within EIA or JEDEC standards for semiconductor symbology.
 - B. V_{IT} -Trip voltage is typically 5% lower than the output voltage (95% V_O) V_{IT} to V_{IT} + is the hysteresis voltage.

PG1 Timing Diagram



- NOTES: A. V_{PG1} is the minimum input voltage for a valid PG1. The symbol V_{PG1} is not currently listed within EIA or JEDEC standards for semiconductor symbology.
 - B. V_{IT} -Trip voltage is typically 5% lower than the output voltage (95%V_O) V_{IT} to V_{IT+} is the hysteresis voltage.



DEVICE INFORMATION (continued)

Table 1. TERMINAL FUNCTIONS

TERMINAL		110	PERCENTION
NAME	NO.	I/O	DESCRIPTION
EN	6	I	Active low enable
GND	8	_	Ground
MR1	4	I	Manual reset input 1, active low, pulled up internally
MR2	5	I	Manual reset input 2, active low, pulled up internally
NC	1, 11, 20	_	No connection
PG1	16	0	Open drain output, low when V _{OUT1} voltage is less than 95% of the nominal regulated voltage
RESET	15	0	Open drain output, SVS (power-on reset) signal, active low
SEQ	7	I	Power-up sequence control: SEQ = High, V _{OUT2} powers up first; SEQ = Low, V _{OUT1} powers up first, SEQ terminal pulled up internally.
V _{IN1}	2, 3	I	Input voltage of regulator 1
V _{IN2}	9, 10	I	Input voltage of regulator 2
V _{OUT1}	18, 19	0	Output voltage of regulator 1
V _{OUT2}	12, 13	0	Output voltage of regulator 2
V _{SENSE2} /FB2	14	Ι	Regulator 2 output voltage sense/regulator 2 feedback for adjustable
V _{SENSE1} /FB1	17	I	Regulator 1 output voltage sense/regulator 1 feedback for adjustable

Detailed Description

The TPS701xx low dropout regulator family provides dual regulated output voltages for DSP applications which require high performance power management solutions. These devices provide fast transient response and high accuracy with small output capacitors, while drawing low quiescent current. Programmable sequencing provides a power solution for DSPs without any external component requirements. This reduces the component cost and board space while increasing total system reliability. The TPS701xx family has an enable feature which puts the device in sleep mode reducing the input currents to less than 3µA. Other features are integrated SVS (Power-On Reset, RESET) and Power Good (PG1) that monitor output voltages and provide logic output to the system. These differentiated features provide a complete DSP power solution.

The TPS701xx, unlike many other LDOs, feature very low quiescent current which remains virtually constant even with varying loads. Conventional LDO regulators use a pnp pass element, the base current of which is directly proportional to the load current through the regulator ($I_B = I_C/\beta$). The TPS701xx uses a PMOS transistor to pass current; because the gate of the PMOS is voltage=driven, operating current is low and stable over the full load range.

Pin Functions

Enable

The EN terminal is an input which enables or shuts down the device. If EN is at a voltage high signal, the device is in shutdown mode. When EN goes to voltage low, the device is enabled.

Sequence

The SEQ terminal is an input that programs which output voltage (V_{OUT1} or V_{OUT2}) is turned on first. When the device is enabled and the SEQ terminal is pulled high or left open, V_{OUT2} turns on first and V_{OUT1} remains off until V_{OUT2} reaches approximately 83% of its regulated output voltage. At that time, V_{OUT1} is turned on. If V_{OUT2} is pulled below 83% (for example, an overload condition) V_{OUT1} is turned off. These terminals have a 6µA pullup current to V_{IN1} .

Pulling the SEQ terminal low reverses the power-up order and V_{OUT1} is turned on first. For detailed timing diagrams, refer to Figure 40 through Figure 44.

SLVS222D-DECEMBER 1999-REVISED NOVEMBER 2004



Power-Good

The PG1 is an open drain, active high output terminal which indicates the status of the V_{OUT1} regulator. When the V_{OUT1} reaches 95% of its regulated voltage, PG1 will go to a high impedance state. It will go to a low impedance state when it is pulled below 95% (for example, an overload condition) of its regulated voltage. The open drain output of the PG1 terminal requires a pull-up resistor.

Manual Reset Pins (MR1 and MR2)

 $\overline{MR1}$ and $\overline{MR2}$ are active low input terminals used to trigger a reset condition. When either $\overline{MR1}$ or $\overline{MR2}$ is pulled to logic low, a POR (\overline{RESET}) will occur. These terminals have a 6µA pull-up current to V_{IN1} .

Sense (V_{SENSE1}, V_{SENSE2})

The sense terminals of fixed-output options must be connected to the regulator output, and the connection should be as short as possible. Internally, sense connects to high-impedance wide-bandwidth amplifiers through a resistor-divider network and noise pickup feeds through to the regulator output. It is essential to route the sense connection in such a way to minimize/avoid noise pickup. Adding RC networks between the V_{SENSE} terminals and V_{OUT} terminals to filter noise is not recommended because it can cause the regulators to oscillate.

FB1 and FB2

FB1 and FB2 are input terminals used for adjustable-output devices and must be connected to the external feedback resistor divider. FB1 and FB2 connections should be as short as possible. It is essential to route them in such a way as to minimize/avoid noise pickup. Adding RC networks between the FB terminals and V_{OUT} terminals to filter noise is not recommended because it can cause the regulators to oscillate.

RESET Indicator

The TPS701xx features a \overline{RESET} (SVS, POR, or Power-On Reset). \overline{RESET} can be used to drive power-on reset circuitry or a low-battery indicator. \overline{RESET} is an active low, open drain output which indicates the status of the V_{OUT2} regulator and both manual reset pins ($\overline{MR1}$ and $\overline{MR2}$). When V_{OUT2} exceeds 95% of its regulated voltage, and $\overline{MR1}$ and $\overline{MR2}$ are in the high impedance state, \overline{RESET} will go to a high-impedance state after 120ms delay. \overline{RESET} will go to a low-impedance state when V_{OUT2} is pulled below 95% (for example, an overload condition) of its regulated voltage. To monitor V_{OUT1} , the PG1 output pin can be connected to $\overline{MR1}$ or $\overline{MR2}$. The open drain output of the \overline{RESET} terminal requires a pullup resistor. If \overline{RESET} is not used, it can be left floating.

V_{IN1} and V_{IN2}

 V_{IN1} and V_{IN2} are input to the regulators. Internal bias voltages are powered by V_{IN1} .

V_{OUT1} and V_{OUT2}


 V_{OUT1} and V_{OUT2} are output terminals of the LDO.




TYPICAL CHARACTERISTICS


Table 2. Table of Graphs

			FIGURE
V	Output voltage	vs Output current	1 - 3
Vo	Output voltage	vs Temperature	4 - 7
	Ground current	vs Junction temperature	8
PSRR	Power-supply rejection ratio	vs Frequency	9 - 12
	Output spectral noise density	vs Frequency	13 - 16
Zo	Output impedance	vs Frequency	17 - 20
	Dranaut voltage	vs Temperature	21, 22
	Dropout voltage	vs Input voltage	23, 24
	Load transient response		25, 26
	Line transient response		27, 28
Vo	Output voltage and enable voltage	vs Time (start-up)	29, 30
	Equivalent series resistance	vs Output current	31 - 38
	Test circuit for typical regions of stability	(equivalent series resistance) performance	39














Figure 5.




Figure 4.




Figure 6.







Figure 7.



GROUND CURRENT
vs
JUNCTION TEMPERATURE





Figure 8.


TPS70151
POWER-SUPPLY REJECTION RATIO
VS
FREQUENCY



PSRR - Power Supply Rejection Ratio - dB

Figure 10.








Figure 11.

TPS70151 POWER-SUPPLY REJECTION RATIO VS FREQUENCY




Figure 12.

OUTPUT SPECTRAL NOISE DENSITY vs FREQUENCY




Figure 13.

OUTPUT SPECTRAL NOISE DENSITY VS FREQUENCY






Figure 14.










Figure 17.

OUTPUT SPECTRAL NOISE DENSITY vs FREQUENCY





Figure 16.

OUTPUT IMPEDANCE





0.1

0.01 100 100 k 10 k 1 M 10 M f - Frequency - Hz


Figure 18.








OUTPUT IMPEDANCE





T - Temperature - °C Figure 21.

5 20 35 50 65 80


95 110 125


Figure 22.


50


-40 -25 -10





















Figure 28.

OUTPUT VOLTAGE AND ENABLE VOLTAGE vs TIME (START-UP)




Figure 29.

OUTPUT VOLTAGE AND ENABLE VOLTAGE vs TIME (START-UP)




Figure 30.



TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE VS OUTPUT CURRENT




Figure 31.

TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE VS OUTPUT CURRENT




Figure 33.

TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE VS OUTPUT CURRENT




Figure 32.

TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE VS OUTPUT CURRENT





Figure 34.





TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE VS OUTPUT CURRENT





Figure 36.

TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE VS OUTPUT CURRENT



TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE VS OUTPUT CURRENT




Figure 37. Figure 38.




Figure 39. Test Circuit for Typical Regions of Stability




APPLICATION INFORMATION


Sequencing Timing Diagrams

This section provides a number of timing diagrams showing how this device functions in different configurations.

Application condition: $\overline{MR2}$ is tied to PG1, V_{IN1} and V_{IN2} are tied to the same input voltage, the SEQ pin is tied to logic low and the device is toggled with the enable (\overline{EN}) function.

When the device is enabled ($\overline{\text{EN}}$ is pulled low), V_{OUT1} turns on first and V_{OUT2} remains off until V_{OUT1} reaches approximately 83% of its regulated output voltage. At that time, V_{OUT2} is turned on. When V_{OUT1} reaches 95% of its regulated output, PG1 turns on (active high). Since $\overline{\text{MR2}}$ is connected to PG1 for this application, it follows PG1. When V_{OUT2} reaches 95% of its regulated voltage, $\overline{\text{RESET}}$ switches to high voltage level after a120ms delay (see Figure 40).






NOTE A: t1 - Time at which both V_{OUT1} and V_{OUT2} are greater than the PG1 thresholds and $\overline{MR1}$ is logic high.


Figure 40. Timing when SEQ = Low



Application condition: $\overline{MR2}$ is tied to PG1, V_{IN1} and V_{IN2} are tied to the same input voltage, the SEQ pin is tied to logic high and the device is toggled with the enable (\overline{EN}) function.

When the device is enabled ($\overline{\text{EN}}$ is pulled low), V_{OUT2} begins to power up. When it reaches 83% of its regulated voltage, V_{OUT1} begins to power up. PG1 turns on when V_{OUT1} reaches 95% of its regulated voltage, and since $\overline{\text{MR2}}$ and PG1 are tied together, $\overline{\text{MR2}}$ follows PG1. When V_{OUT1} reaches 95% of its regulated voltage, $\overline{\text{RESET}}$ switches to high voltage level after a 120ms delay (see Figure 41).






NOTE A: t1 - Time at which both V_{OUT1} and V_{OUT2} are greater than the PG1 thresholds and $\overline{MR1}$ is logic high.


Figure 41. Timing when SEQ = High



Application condition: $\overline{MR2}$ is tied to PG1, V_{IN1} and V_{IN2} are tied to the same input voltage, the SEQ pin is tied to logic high and $\overline{MR1}$ is toggled.

When the device is enabled ($\overline{\text{EN}}$ is pulled low), V_{OUT2} begins to power up. When it reaches 83% of its regulated voltage, V_{OUT1} begins to power up. PG1 turns on when V_{OUT1} reaches to 95% of its regulated voltage, and since $\overline{\text{MR2}}$ and PG1 are tied together, $\overline{\text{MR2}}$ follows PG1. When V_{OUT1} reaches 95% of its regulated voltage, the $\overline{\text{RESET}}$ switches to high voltage level after a 120ms delay. When $\overline{\text{MR1}}$ is pulled low, it causes $\overline{\text{RESET}}$ to go low, but the regulators remains in regulation (see Figure 42).






NOTE A: t1 - Time at which both V_{OUT1} and V_{OUT2} are greater than the PG1 thresholds and $\overline{MR1}$ is logic high.


Figure 42. Timing when MR1 is Toggled



Application condition: $\overline{MR2}$ is tied to PG1, V_{IN1} and V_{IN2} are tied to the same input voltage, the SEQ pin is tied to logic high and V_{OUT1} faults out.

 V_{OUT2} begins to power up when the device is enabled (\overline{EN} is pulled low). When V_{OUT2} reaches 83% of its regulated voltage, then V_{OUT1} begins to power up. When V_{OUT1} reaches 95% of its regulated voltage, PG1 turns on and \overline{RESET} switches to high voltage level after a 120ms delay. When V_{OUT1} faults out, V_{OUT2} remains powered on because the SEQ pin is high. PG1 is tied to $\overline{MR2}$ and both change state to logic low. \overline{RESET} is driven by $\overline{MR2}$ and goes to logic low when V_{OUT1} faults out (see Figure 43).






NOTE A: t1 - t Time at which both V_{OUT1} and V_{OUT2} are greater than the PG1 thresholds and $\overline{MR1}$ is logic high.


Figure 43. Timing when V_{OUT1} Faults Out



Application condition: $\overline{MR2}$ is tied to PG1, V_{IN1} and V_{IN2} are tied to same input voltage, the SEQ is tied to logic high, the device is enabled, and V_{OUT2} faults out.

 V_{OUT2} begins to power up when the device is enabled (EN is pulled low). When V_{OUT2} reaches 83% of its regulated voltage, V_{OUT1} begins to power up. When V_{OUT1} reaches 95% of its regulated voltage, PG1 turns on and RESET switches to high voltage level after a 120ms delay. When V_{OUT2} faults out, V_{OUT1} is powered down because SEQ is high. PG1 is tied to MR2 and both change state to logic low. RESET goes low when V_{OUT2} faults out (see Figure 44).






NOTE A: t1 - Time at which both V_{OUT1} and V_{OUT2} are greater than the PG1 thresholds and $\overline{MR1}$ is logic high.

Figure 44. Timing when V_{OUT2} Faults Out



Split Voltage DSP Application

Figure 45 shows a typical application where the TPS70151 is powering up a DSP. In this application, by grounding the SEQ pin, V_{OUT1} (I/O) is powered up first, and then V_{OUT2} (core).




NOTE A: t1 - Time at which both V_{OUT1} and V_{OUT2} are greater than the PG1 thresholds and $\overline{MR1}$ is logic high.

Figure 45. Application Timing Diagram (SEQ = Low)



Figure 46 shows a typical application where the TPS70151 is powering up a DSP. In this application, by pulling up the SEQ pin, V_{OUT2} (core) is powered up first, and then V_{OUT1} (I/O).



NOTE A: t1 - Time at which both V_{OUT1} and V_{OUT2} are greater than the PG1 thresholds and $\overline{MR1}$ is logic high.

Figure 46. Application Timing Diagram (SEQ = High)

Input Capacitor

For a typical application, an input bypass capacitor $(0.1\mu F - 1\mu F)$ is recommended. This capacitor filters any high frequency noise generated in the line. For fast transient condition where droop at the input of the LDO may occur due to high inrush current, it is recommended to place a larger capacitor at the input as well. The size of this capacitor is dependent on the output current and response time of the main power supply, as well as the distance to the V_I pins of the LDO.

Output Capacitor

As with most LDO regulators, the TPS701xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance value is $10\mu\text{F}$ and the ESR (equivalent series resistance) must be between $50\text{m}\Omega$ and 2.5Ω . Capacitor values $10\mu\text{F}$ or larger are acceptable, provided the ESR is less than 2.5Ω . Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described above. Larger capacitors provide a wider range of stability and better load transient response. Table 3 provides a partial listing of surface-mount capacitors usable with the TPS701xx for fast transient response application.

This information, along with the ESR graphs, is included to assist in selection of suitable capacitance for the user's application. When necessary to achieve low height requirements along with high output current and/or high load capacitance, several higher ESR capacitors can be used in parallel to meet the guidelines above.

VALUE MANUFACTURER MAXIMUM ESR MFR PART NO. 22µF $345m\Omega$ 7495C226K0010AS Kemet 100mΩ 10TPA33M 33uF Sanvo 100mΩ 6TPA47M 47µF Sanyo 68µF Sanyo $45m\Omega$ 10TPC68M

Table 3. Partial Listing of TPS701xx-Compatible Surface-Mount Capacitors

ESR and Transient Response

LDOs typically require an external output capacitor for stability. In fast transient response applications, capacitors are used to support the load current while the LDO amplifier is responding. In most applications, one capacitor is used to support both functions.

Besides its capacitance, every capacitor also contains parasitic impedances. These parasitic impedances are resistive as well as inductive. The resistive impedance is called *equivalent series resistance* (ESR), and the inductive impedance is called *equivalent series inductance* (ESL). The equivalent schematic diagram of any capacitor can therefore be drawn as shown in Figure 47.



Figure 47. ESR and ESL

In most cases one can neglect the effect of inductive impedance ESL. Therefore, the following application focuses mainly on the parasitic resistance ESR.

Figure 48 shows the output capacitor and its parasitic impedances in a typical LDO output stage.






Figure 48. LDO Output Stage with Parasitic Resistances ESR

In steady state (dc state condition), the load current is supplied by the LDO (solid arrow) and the voltage across the capacitor is the same as the output voltage ($V_{(CO)} = V_{OUT}$). This means no current is flowing into the C_O branch. If I_{OUT} suddenly increases (a transient condition), the following occurs:

- The LDO is not able to supply the sudden current need due to its response time (t₁ in Figure 45). Therefore, capacitor C_O provides the current for the new load condition (dashed arrow). C_O now acts like a battery with an internal resistance, ESR. Depending on the current demand at the output, a voltage drop occurs at R_{ESR}. This voltage is shown as V_{ESR} in Figure 44.
- When C_O is conducting current to the load, initial voltage at the load will be V_O = V_(CO)- V_{ESR}. Due to the discharge of C_O, the output voltage V_O drops continuously until the response time t₁ of the LDO is reached and the LDO resumes supplying the load. From this point, the output voltage starts rising again until it reaches the regulated voltage. This period is shown as t₂ in Figure 49.




Figure 49. Correlation of Different ESRs and Their Influence on the Regulation of $V_{\rm O}$ at a Load Step from Low-to-High Output Current



The figure also shows the impact of different ESRs on the output voltage. The left brackets show different levels of ESRs where number 1 displays the lowest and number 3 displays the highest ESR.

From above, the following conclusions can be drawn:

- The higher the ESR, the larger the droop at the beginning of load transient.
- The smaller the output capacitor, the faster the discharge time and the greater the voltage droop during the LDO response period.

Conclusion

To minimize the transient output droop, capacitors must have a low ESR and be large enough to support the minimum output voltage requirement.

Programming the TPS70102 Adjustable LDO Converter


The output voltage of the TPS70102 adjustable regulators are programmed using external resistor dividers as shown in Figure 50.

Resistors R1 and R2 should be chosen for approximately 50μ A divider current. Lower value resistors can be used, but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at the sense terminal increase the output voltage error. The recommended design procedure is to choose R2 = $30.1k\Omega$ to set the divider current at approximately 50μ A, and then calculate R1 using Equation 1:

R1
$$\left(\frac{V_0}{V_{ref}} - 1\right) \times R2$$
 (1)

where:

V_{REF} = 1.224V typ (the internal reference voltage)



OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT VOLTAGE	R1	R2	UNIT
2.5 V	174	169	kΩ
3.3 V	287	169	kΩ
3.6 V	324	169	kΩ

Figure 50. TPS70102 Adjustable LDO Regulator Programming

Regulator Protection

Both TPS701xx PMOS-pass transistors have built-in back diodes that conduct reverse currents when the input voltage drops below the output voltage (for example, during power-down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS701xx also features internal current limiting and thermal protection. During normal operation, the TPS701xx regulator 1 limits output current to approximately 1.6A (typ) and regulator 2 limits output current to approximately 750mA (typ). When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 150°C (typ), thermal-protection circuitry shuts it down. Once the device has cooled below 130°C (typ), regulator operation resumes.





Power Dissipation and Junction Temperature

Specified regulator operation is assured to a junction temperature of 125°C; the maximum junction temperature should be restricted to 125°C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, $P_{D(max)}$, and the actual dissipation, P_D , which must be less than or equal to $P_{D(max)}$.

The maximum-power-dissipation limit is determined using Equation 2:

$$P_{D(max)} = \frac{T_{J} \max T_{A}}{R_{\theta JA}}$$
 (2)

where:

- T_{Jmax} is the maximum allowable junction temperature
- R_{θJA} is the thermal resistance junction-to-ambient for the package; that is, 32.6°C/W for the 20-terminal PWP with no airflow
- T_A is the ambient temperature

The regulator dissipation is calculated using Equation 3:

$$P_{D} \quad (V_{I} \quad V_{O}) \times I_{O} \tag{3}$$

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation will trigger the thermal protection circuit.





.com 9-Dec-2004

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TPS70102PWP	ACTIVE	HTSSOP	PWP	20	70	None	CU NIPDAU	Level-1-220C-UNLIM
TPS70102PWPR	ACTIVE	HTSSOP	PWP	20	2000	None	CU NIPDAU	Level-1-220C-UNLIM
TPS70145PWP	ACTIVE	HTSSOP	PWP	20	70	None	CU NIPDAU	Level-1-220C-UNLIM
TPS70145PWPR	ACTIVE	HTSSOP	PWP	20	2000	None	CU NIPDAU	Level-1-220C-UNLIM
TPS70148PWP	ACTIVE	HTSSOP	PWP	20	70	None	CU NIPDAU	Level-1-220C-UNLIM
TPS70148PWPR	ACTIVE	HTSSOP	PWP	20	2000	None	CU NIPDAU	Level-1-220C-UNLIM
TPS70151PWP	ACTIVE	HTSSOP	PWP	20	70	None	CU NIPDAU	Level-1-220C-UNLIM
TPS70151PWPR	ACTIVE	HTSSOP	PWP	20	2000	None	CU NIPDAU	Level-1-220C-UNLIM
TPS70158PWP	ACTIVE	HTSSOP	PWP	20	70	None	CU NIPDAU	Level-1-220C-UNLIM
TPS70158PWPR	ACTIVE	HTSSOP	PWP	20	2000	None	CU NIPDAU	Level-1-220C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PWP (R-PDSO-G**) PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE

20 PIN SHOWN



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com https://www.ti.com.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated