Features

- Low-voltage and Standard-voltage Operation
 - 2.7 (V_{CC} = 2.7V to 5.5V)
 - 1.8 (V_{CC} = 1.8V to 5.5V)
- User-selectable Internal Organization
 - 1K: 128 x 8 or 64 x 16
 - 2K: 256 x 8 or 128 x 16
 - 4K: 512 x 8 or 256 x 16
- Three-wire Serial Interface
- 2 MHz Clock Rate (5V)
- Self-timed Write Cycle (10 ms max)
- High Reliability
 - Endurance: 1 Million Write Cycles
 - Data Retention: 100 Years
- Automotive Grade, Extended Temperature and Lead-Free/Halogen-Free
 Devices Available
- 8-lead PDIP, 8-lead JEDEC SOIC, 8-lead EIAJ SOIC, 8-lead MAP, 8-lead TSSOP, and 8-ball dBGA2 Packages

Description


The AT93C46/56/66 provides 1024/2048/4096 bits of serial electrically erasable programmable read-only memory (EEPROM), organized as 64/128/256 words of 16 bits each (when the ORG pin is connected to VCC), and 128/256/512 words of 8 bits each (when the ORG pin is tied to ground). The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operations are essential. The AT93C46/56/66 is available in space-saving 8-lead PDIP, 8-lead JEDEC SOIC, 8-lead EIAJ SOIC, 8-lead MAP, 8-lead TSSOP, and 8-lead dBGA2 packages.

The AT93C46/56/66 is enabled through the Chip Select pin (CS) and accessed via a three-wire serial interface consisting of Data Input (DI), Data Output (DO), and Shift Clock (SK). Upon receiving a Read instruction at DI, the address is decoded and the data is clocked out serially on the DO pin. The Write cycle is completely self-timed, and no separate Erase cycle is required before Write. The Write cycle is only enabled when the part is in the Erase/Write Enable state. When CS is brought high following the initiation of a Write cycle, the DO pin outputs the Ready/Busy status of the part.

The AT93C46/56/66 is available in 2.7V to 5.5V and 1.8V to 5.5V versions.

Table 1. Pin Configurations

	0
Pin Name	Function
CS	Chip Select
SK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
GND	Ground
VCC	Power Supply
ORG	Internal Organization
DC	Don't Connect





Three-wire Serial EEPROMs

1K (128 x 8 or 64 x 16)

2K (256 x 8 or 128 x 16)

4K (512 x 8 or 256 x 16)

AT93C46 AT93C56⁽¹⁾ AT93C66⁽²⁾

- Note: 1. This device is not recommended for new designs. Please refer to AT93C56A.
 - 2. This device is not recommended for new designs. Please refer to AT93C66A.


0172Z-SEEPR-9/05



Absolute Maximum Ratings*

Operating Temperature55°C to +125°	С
Storage Temperature65°C to +150°	С
Voltage on Any Pin with Respect to Ground1.0V to +7.0	V
Maximum Operating Voltage6.25	V
DC Output Current 5.0 m	A

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability



Note: When the ORG pin is connected to VCC, the "x 16" organization is selected. When it is connected to ground, the "x 8" organization is selected. If the ORG pin is left unconnected and the application does not load the input beyond the capability of the internal 1 Meg ohm pullup, then the "x 16" organization is selected. The feature is not available on the 1.8V devices.

For the AT93C46, if "x 16" organization is the mode of choice and Pin 6 (ORG) is left unconnected, Atmel recommends using the AT93C46A device. For more details, see the AT93C46A datasheet.

Figure 1. Block Diagram

Table 2. Pin Capacitance⁽¹⁾

Applicable over recommended operating range from $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = +5.0V$ (unless otherwise noted)

Symbol	Test Conditions	Мах	Units	Conditions
C _{OUT}	Output Capacitance (DO)	5	pF	$V_{OUT} = 0V$
C _{IN}	Input Capacitance (CS, SK, DI)	5	pF	$V_{IN} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.

Table 3. DC Characteristics

Applicable over recommended operating range from: $T_{AI} = -40^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = +1.8V$ to +5.5V, $T_{AE} = -40^{\circ}C$ to $+125^{\circ}C$, $V_{CC} = +1.8V$ to +5.5V (unless otherwise noted)

Symbol	Parameter	Test Condition		Min	Тур	Max	Unit
V _{CC1}	Supply Voltage			1.8		5.5	V
V _{CC2}	Supply Voltage			2.7		5.5	V
V _{CC3}	Supply Voltage			4.5		5.5	V
1	Current Current		READ at 1.0 MHz		0.5	2.0	mA
I _{CC}	Supply Current	$V_{CC} = 5.0V$	WRITE at 1.0 MHz		0.5	2.0	mA
I _{SB1}	Standby Current	V _{CC} = 1.8V	CS = 0V		0	0.1	μA
I _{SB2}	Standby Current	V _{CC} = 2.7V CS = 0V			6.0	10.0	μA
I _{SB3}	Standby Current	$V_{\rm CC} = 5.0 V$	CS = 0V		17	30	μA
I _{IL}	Input Leakage	$V_{IN} = 0V$ to V_{CC}			0.1	1.0	μA
I _{OL}	Output Leakage	$V_{IN} = 0V$ to V_{CC}			0.1	1.0	μA
V _{IL1} ⁽¹⁾	Input Low Voltage	0.71/ ()		-0.6		0.8	N/
V _{IH1} ⁽¹⁾	Input High Voltage	2.7∨≤∨	$V_{\rm CC} \le 5.5 {\rm V}$	2.0		V _{CC} + 1	V
$V_{IL2}^{(1)}$	Input Low Voltage			-0.6		V _{CC} x 0.3	N
V _{IH2} ⁽¹⁾	Input High Voltage	$1.8V \le V_{CC} \le 2.7V$		V _{CC} x 0.7		V _{CC} + 1	V
V _{OL1}	Output Low Voltage		I _{OL} = 2.1 mA			0.4	V
V _{OH1}	Output High Voltage	$2.7V \le V_{CC} \le 5.5V$	I _{OH} = -0.4 mA	2.4			V
V _{OL2}	Output Low Voltage		I _{OL} = 0.15 mA			0.2	V
V _{OH2}	Output High Voltage	$1.8V \le V_{CC} \le 2.7V$	I _{OH} = −100 μA	V _{CC} – 0.2			V

Note: 1. V_{IL} min and V_{IH} max are reference only and are not tested.





Table 4. AC Characteristics

Applicable over recommended operating range from $T_{AI} = -40^{\circ}C$ to + 85°C, $V_{CC} = As$ Specified, CL = 1 TTL Gate and 100 pF (unless otherwise noted)

Symbol	Parameter	Test Condition		Min	Тур	Max	Units
f _{SK}	SK Clock Frequency	$\begin{array}{l} 4.5V \leq V_{CC} \leq 5.5V \\ 2.7V \leq V_{CC} \leq 5.5V \\ 1.8V \leq V_{CC} \leq 5.5V \end{array}$	/	0 0 0		2 1 0.25	MHz
t _{sкн}	SK High Time	$\begin{array}{l} 4.5V \leq V_{CC} \leq 5.5 \\ 2.7V \leq V_{CC} \leq 5.5 \\ 1.8V \leq V_{CC} \leq 5.5 \\ \end{array}$	/	250 250 1000			ns
t _{SKL}	SK Low Time	$\begin{array}{l} 4.5V \leq V_{CC} \leq 5.5 \\ 2.7V \leq V_{CC} \leq 5.5 \\ 1.8V \leq V_{CC} \leq 5.5 \\ \end{array}$	/	250 250 1000			ns
t _{cs}	Minimum CS Low Time	$\begin{array}{l} 4.5V \leq V_{CC} \leq 5.5 \\ 2.7V \leq V_{CC} \leq 5.5 \\ 1.8V \leq V_{CC} \leq 5.5 \\ \end{array}$	/	250 250 1000			ns
t _{CSS}	CS Setup Time	Relative to SK	$\begin{array}{l} 4.5V \leq V_{CC} \ \leq 5.5V \\ 2.7V \leq V_{CC} \ \leq 5.5V \\ 1.8V \leq V_{CC} \ \leq 5.5V \end{array}$	50 50 200			ns
t _{DIS}	DI Setup Time	Relative to SK	$\begin{array}{l} 4.5V \leq V_{CC} \leq 5.5V \\ 2.7V \leq V_{CC} \leq 5.5V \\ 1.8V \leq V_{CC} \leq 5.5V \end{array}$	100 100 400			ns
t _{CSH}	CS Hold Time	Relative to SK		0			ns
t _{DIH}	DI Hold Time	Relative to SK	$\begin{array}{l} 4.5V \leq V_{CC} \ \leq 5.5V \\ 2.7V \leq V_{CC} \ \leq 5.5V \\ 1.8V \leq V_{CC} \ \leq 5.5V \end{array}$	100 100 400			ns
t _{PD1}	Output Delay to "1"	AC Test	$\begin{array}{l} 4.5V \leq V_{CC} \ \leq 5.5V \\ 2.7V \leq V_{CC} \ \leq 5.5V \\ 1.8V \leq V_{CC} \ \leq 5.5V \end{array}$			250 250 1000	ns
t _{PD0}	Output Delay to "0"	AC Test	$\begin{array}{l} 4.5V \leq V_{CC} \ \leq 5.5V \\ 2.7V \leq V_{CC} \ \leq 5.5V \\ 1.8V \leq V_{CC} \ \leq 5.5V \end{array}$			250 250 1000	ns
t _{SV}	CS to Status Valid	AC Test	$\begin{array}{l} 4.5V \leq V_{CC} \ \leq 5.5V \\ 2.7V \leq V_{CC} \ \leq 5.5V \\ 1.8V \leq V_{CC} \ \leq 5.5V \end{array}$			250 250 1000	ns
t _{DF}	CS to DO in High Impedance	AC Test CS = V _{IL}	$\begin{array}{l} 4.5V \leq V_{CC} \leq 5.5V \\ 2.7V \leq V_{CC} \leq 5.5V \\ 1.8V \leq V_{CC} \leq 5.5V \end{array}$			100 100 400	ns
+	Write Cycle Time					10	ms
t _{WP}	White Cycle Time		$4.5V \leq V_{CC} \ \leq 5.5V$	0.1	3		ms
Endurance ⁽¹⁾	5.0V, 25°C			1M			Write Cycles

Note: 1. This parameter is characterized and is not 100% tested.

		Ор	Add	Address		ata	
Instruction	SB	Code	x 8	x 16	x 8 x 16		Comments
READ	1	10	$A_{6} - A_{0}$	$A_{5} - A_{0}$			Reads data stored in memory, at specified address
EWEN	1	00	11XXXXX	11XXXX			Write enable must precede all programming modes
ERASE	1	11	$A_{6} - A_{0}$	$A_{5} - A_{0}$			Erases memory location $A_n - A_0$
WRITE	1	01	$A_{6} - A_{0}$	$A_{5} - A_{0}$	$D_7 - D_0$	$D_{15} - D_0$	Writes memory location $A_n - A_0$
ERAL	1	00	10XXXXX	10XXXX			Erases all memory locations. Valid only at V_{CC} = 4.5V to 5.5V
WRAL	1	00	01XXXXX	01XXXX	D ₇ – D ₀	D ₁₅ – D ₀	Writes all memory locations. Valid only at V_{CC} = 4.5V to 5.5V
EWDS	1	00	00XXXXX	00XXXX			Disables all programming instructions

Table 5. Instruction Set for the AT93C46

Note: The Xs in the address field represent DON'T CARE values and must be clocked.

Table 6. Instruction Set for the $AT93C56^{(1)}$ and $AT93C66^{(2)}$

		Ор	Addro	ess	Data		
Instruction	SB	Code	x 8	x 16	x 8	x 16	Comments
READ	1	10	$A_8 - A_0$	$A_7 - A_0$			Reads data stored in memory, at specified address
EWEN	1	00	11XXXXXXX	11XXXXXX			Write enable must precede all programming modes
ERASE	1	11	$A_8 - A_0$	$A_7 - A_0$			Erases memory location $A_n - A_0$
WRITE	1	01	$A_8 - A_0$	$A_7 - A_0$	$D_{7} - D_{0}$	$D_{15} - D_0$	Writes memory location A _n - A ₀
ERAL	1	00	10XXXXXXX	10XXXXXX			Erases all memory locations. Valid only at $V_{CC} = 4.5V$ to 5.5V
WRAL	1	00	01XXXXXXX	01XXXXXX	D ₇ – D ₀	D ₁₅ – D ₀	Writes all memory locations. Valid only at $V_{CC} = 5.0V \pm 10\%$ and Disable Register cleared
EWDS	1	00	00XXXXXXX	00XXXXXX			Disables all programming instructions

Notes: 1. This device is not recommended for new designs. Please refer to AT93C56A.

2. This device is not recommended for new designs. Please refer to AT93C66A.





Functional Description

The AT93C46/56/66 is accessed via a simple and versatile three-wire serial communication interface. Device operation is controlled by seven instructions issued by the host processor. *A valid instruction starts with a rising edge of CS* and consists of a start bit (logic "1") followed by the appropriate op code and the desired memory address location.

READ (READ): The Read (READ) instruction contains the address code for the memory location to be read. After the instruction and address are decoded, data from the selected memory location is available at the serial output pin DO. Output data changes are synchronized with the rising edges of serial clock SK. It should be noted that a dummy bit (logic "0") precedes the 8- or 16-bit data output string.

ERASE/WRITE ENABLE (EWEN): To assure data integrity, the part automatically goes into the Erase/Write Disable (EWDS) state when power is first applied. An Erase/Write Enable (EWEN) instruction must be executed first before any programming instructions can be carried out. Please note that once in the EWEN state, programming remains enabled until an EWDS instruction is executed or V_{CC} power is removed from the part.

ERASE (ERASE): The Erase (ERASE) instruction programs all bits in the specified memory location to the logical "1" state. The self-timed erase cycle starts once the Erase instruction and address are decoded. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (t_{CS}). A logic "1" at pin DO indicates that the selected memory location has been erased and the part is ready for another instruction.


WRITE (WRITE): The Write (WRITE) instruction contains the 8 or 16 bits of data to be written into the specified memory location. The self-timed programming cycle t_{WP} starts after the last bit of data is received at serial data input pin DI. The DO pin outputs the Read/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (t_{CS}). A logic "0" at DO indicates that programming is still in progress. A logic "1" indicates that the memory location at the specified address has been written with the data pattern contained in the instruction and the part is ready for further instructions. *A Ready/Busy status cannot be obtained if the CS is brought high after the end of the self-timed programming cycle tWP*.


ERASE ALL (ERAL): The Erase All (ERAL) instruction programs every bit in the memory array to the logic "1" state and is primarily used for testing purposes. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (t_{CS}). The ERAL instruction is valid only at V_{CC} = 5.0V ± 10%.

WRITE ALL (WRAL): The Write All (WRAL) instruction programs all memory locations with the data patterns specified in the instruction. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (t_{CS}). The WRAL instruction is valid only at $V_{CC} = 5.0V \pm 10\%$.

ERASE/WRITE DISABLE (EWDS): To protect against accidental data disturb, the Erase/Write Disable (EWDS) instruction disables all programming modes and should be executed after all programming operations. The operation of the Read instruction is independent of both the EWEN and EWDS instructions and can be executed at any time.

Timing Diagrams





Note: 1. This is the minimum SK period.

Table 7. Organization Key for Timing Diagrams

	AT93C46 (1K)		AT93C46 (1K) AT93C56 (2K) ⁽¹⁾		6 (2K) ⁽¹⁾	AT93C6	66 (4K) ⁽²⁾
I/O	x 8	x 16	x 8	x 16	x 8	x 16	
A _N	A ₆	A_5	A ₈ ⁽³⁾	A ₇ ⁽⁴⁾	A ₈	A ₇	
D _N	D ₇	D ₁₅	D ₇	D ₁₅	D ₇	D ₁₅	

Notes: 1. This device is not recommended for new designs. Please refer to AT93C56A.

2. This device is not recommended for new designs. Please refer to AT93C66A.

3. A_8 is a *don't care* value, but the extra clock is required.

4. A_7 is a *don't care* value, but the extra clock is required.





Figure 3. READ Timing




Figure 4. EWEN Timing




Figure 5. EWDS Timing






Figure 6. WRITE Timing










Figure 8. ERASE Timing









Figure 9. ERAL Timing⁽¹⁾



Note: 1. Valid only at $V_{CC} = 4.5V$ to 5.5V.

AT93C46 Ordering Information⁽¹⁾

Ordering Code	Package	Operation Range
AT93C46-10PI-2.7	8P3	
AT93C46-10SI-2.7	8S1	Industrial
AT93C46R-10SI-2.7	8S1	
AT93C46W-10SI-2.7	8S2	(–40°C to 85°C)
AT93C46-10TI-2.7	8A2	
AT93C46-10PI-1.8	8P3	
AT93C46-10SI-1.8	8S1	Industrial
AT93C46R-10SI-1.8	8S1	(-40°C to 85°C)
AT93C46W-10SI-1.8	8S2	(-40 C to 85 C)
AT93C46-10TI-1.8	8A2	
AT93C46-10PU-2.7	8P3	
AT93C46-10PU-1.8	8P3	
AT93C46-10SU-2.7	8S1	
AT93C46-10SU-1.8	8S1	
AT93C46W-10SU-2.7	8S2	
AT93C46W-10SU-1.8	8S2	Lead-free/Halogen-free/
AT93C46-10TU-2.7	8A2	Industrial Temperature
AT93C46-10TU-1.8	8A2	(–40°C to 85°C)
AT93C46Y1-10YU-2.7	8Y1	(
AT93C46Y1-10YU-1.8	8Y1	
AT93C46Y5-10YU-2.7	8Y5	
AT93C46Y5-10YU-1.8	8Y5	
AT93C46U3-10UU-2.7	8U3-1	
AT93C46U3-10UU-1.8	8U3-1	
AT93C46-W2.7-11 ⁽²⁾	Die Sale	Industrial
AT93C46-W1.8-11 ⁽²⁾	Die Sale	(–40°C to 85°C)

Notes: 1. For 2.7V devices used in the 4.5V to 5.5V range, please refer to performance values in the Table 3 on page 3 and Table 4 on page 4.

2. Available in waffle pack and wafer form, order as SL719 for wafer form. Bumped die available upon request.

	Package Type			
8P3	8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)			
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)			
8S2	8-lead, 0.200" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC)			
8A2	8-lead, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP)			
8U3-1	8-ball, Die Ball Grid Array Package (dBGA2)			
8Y1	8-lead, 4.90 mm x 3.00 mm Body, Dual Footprint, Non-leaded, Miniature Array Package (MAP)			
8Y5	8-lead, 2.00 mm x 3.00 mm Body, Dual Footprint, Non-leaded, Miniature Array Package (MAP)			
	Options			
-2.7	Low Voltage (2.7V to 5.5V)			
-1.8	Low Voltage (1.8V to 5.5V)			
R	Rotated Pinout			





AT93C56⁽¹⁾ Ordering Information

8P3 8S1	Industrial
	Industrial
950	industrial
032	
8A2	(–40°C to 85°C)
8Y1	
8P3	
8S1	Industrial
8S2	Industrial
8A2	(–40°C to 85°C)
8Y1	
	8Y1 8P3 8S1 8S2 8A2

Notes: 1. This device is not recommended for new designs. Please refer to AT93C56A.

2. For 2.7V devices used in the 4.5V to 5.5V range, please refer to performance values in Table 3 on page 3 and Table 4 on page 4.

	Package Type			
8P3	8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)			
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)			
8S2	8-lead, 0.200" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC)			
8A2	8-lead, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP)			
8Y1	8-lead, 4.90 mm x 3.00 mm Body, Dual Footprint, Non-leaded, Miniature Array Package (MAP)			
Options				
-2.7	Low Voltage (2.7V to 5.5V)			
1.8	Low Voltage (1.8V to 5.5V)			

AT93C66⁽¹⁾ Ordering Information

Ordering Code ⁽²⁾	Package	Operation Range
AT93C66-10PI-2.7	8P3	Industrial (–40°C to 85°C)
AT93C66-10SI-2.7	8S1	
AT93C66W-10SI-2.7	8S2	
AT93C66-10TI-2.7	8A2	
AT93C66Y1-10YI-2.7	8Y1	
AT93C66-10PI-1.8	8P3	Industrial (-40°C to 85°C)
AT93C66-10SI-1.8	8S1	
AT93C66W-10SI-1.8	8S2	
AT93C66-10TI-1.8	8A2	
AT93C66Y1-10YI-1.8	8Y1	

Notes: 1. This device is not recommended for new designs. Please refer to AT93C66A.

2. For 2.7V devices used in the 4.5V to 5.5V range, please refer to performance values in Table 3 on page 3 and Table 4 on page 4.


Package Type		
8P3	8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)	
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)	
8S2	8-lead, 0.200" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC)	
8A2	8-lead, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP)	
8Y1	8-lead, 4.90 mm x 3.00 mm Body, Dual Footprint, Non-leaded, Miniature Array Package (MAP)	
Options		
-2.7	Low Voltage (2.7V to 5.5V)	
-1.8	Low Voltage (1.8V to 5.5V)	






Packaging Information

8P3 – PDIP




8S1 – JEDEC SOIC








8S2 – EIAJ SOIC




8A2 – TSSOP








8U3-1 - dBGA2




8Y1 – MAP







8Y5 – MAP





Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/

High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifications otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2005. All rights reserved. Atmel[®], logo and combinations thereof, Everywhere You Are[®] and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.



0172Z-SEEPR-9/05