## Microchip

24AA1025/24LC1025/24FC1025

## 1024K I ${ }^{2}$ C $^{\text {TM }}$ CMOS Serial EEPROM

Device Selection Table:

| Part <br> Number | Vcc <br> Range | Max. Clock <br> Frequency | Temp <br> Ranges |
| :---: | :---: | :---: | :---: |
| 24 AA 1025 | $1.7-5.5 \mathrm{~V}$ | $400 \mathrm{kHz}^{\dagger}$ | I |
| 24 LC 1025 | $2.5-5.5 \mathrm{~V}$ | $400 \mathrm{kHz}^{*}$ | $\mathrm{I}, \mathrm{E}$ |
| 24 FC 1025 | $2.5-5.5 \mathrm{~V}$ | 1 MHz | I |

${ }^{\dagger} 100 \mathrm{kHz}$ for $\mathrm{Vcc}<2.5 \mathrm{~V}$.
*100 kHz for Vcc < 4.5V, E-temp.

## Features:

- Single supply with operation down to 1.7 V for 24AAXX devices, 2.5 V for 24LCXX devices
- Low-power CMOS technology:
- Read current 1 mA, typical
- Standby current 100 nA, typical
- Schmitt Trigger inputs for noise suppression
- Output slope control to eliminate ground bounce
- 1 MHz clock for FC versions
- Page write time 3 ms , typical
- Self-timed erase/write cycle
- 128-byte page write buffer
- Hardware write-protect
- ESD protection $>400 \mathrm{~V}$
- More than 1 million erase/write cycles
- Data retention >200 years
- Factory programming available
- Packages include 8-lead PDIP, SOIJ
- Pb-free and RoHS compliant
- Temperature ranges:
- Industrial (I): $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- Automotive (E):- $40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$


## Description:

The Microchip Technology Inc. 24AA1025/24LC1025/ 24 FC 1025 (24XX1025*) is a $128 \mathrm{~K} \times 8$ ( 1024 K bit) Serial Electrically Erasable PROM, capable of operation across a broad voltage range ( 1.8 V to 5.5 V ). It has been developed for advanced, low-power applications such as personal communications or data acquisition. This device has both byte write and page write capability of up to 128 bytes of data.

This device is capable of both random and sequential reads. Reads may be sequential within address boundaries 0000 h to FFFFh and 10000 h to 1FFFFh. Functional address lines allow up to four devices on the same data bus. This allows for up to 4 Mbits total system EEPROM memory. This device is available in the standard 8-pin PDIP and SOIJ packages.

## Package Type



Block Diagram


[^0]
## 24AA1025/24LC1025/24FC1025

### 1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings ${ }^{(\dagger)}$Vcc.6.5 V
All inputs and outputs w.r.t. Vss 0.6 V to $\mathrm{Vcc}+1.0 \mathrm{~V}$
Storage temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient temperature with power applied ..... $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ESD protection on all pins$\geq 4 \mathrm{kV}$
$\dagger$ NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

## TABLE 1-1: DC CHARACTERISTICS

| DC CHARACTERISTICS |  |  | Industrial (I): Vcc $=+1.7 \mathrm{~V}$ to 5.5 V TA $=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Automotive (E): Vcc $=+2.5 \mathrm{~V}$ to $5.5 \mathrm{VTA}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | Sym. | Characteristic | Min. | Max. | Units | Conditions |
| D1 |  | A0, A1, SCL, SDA and WP pins: | - | - | - |  |
| D2 | VIH | High-level input voltage | 0.7 Vcc | - | V |  |
| D3 | VIL | Low-level input voltage | - | $\begin{aligned} & \hline 0.3 \mathrm{Vcc} \\ & 0.2 \mathrm{Vcc} \end{aligned}$ | V | $\begin{aligned} & \mathrm{Vcc} \geq 2.5 \mathrm{~V} \\ & \mathrm{Vcc}<2.5 \mathrm{~V} \end{aligned}$ |
| D4 | VHYS | Hysteresis of Schmitt Trigger inputs (SDA, SCL pins) | 0.05 Vcc | - | V | $\mathrm{Vcc} \geq 2.5 \mathrm{~V}$ (Note) |
| D5 | Vol | Low-level output voltage | - | 0.40 | V | $\begin{aligned} & \mathrm{IOL}=3.0 \mathrm{~mA} @ \mathrm{VCC}=4.5 \mathrm{~V} \\ & \mathrm{IOL}=2.1 \mathrm{~mA} @ \mathrm{VCc}=2.5 \mathrm{~V} \end{aligned}$ |
| D6 | ILI | Input leakage current | - | $\pm 1$ | $\mu \mathrm{A}$ | $\begin{aligned} & \mid \mathrm{VIN}=\mathrm{Vss} \text { or } \mathrm{Vcc}, \mathrm{WP}=\mathrm{Vss} \\ & \mathrm{VIN}=\mathrm{Vss} \text { or } \mathrm{Vcc}, \mathrm{WP}=\mathrm{Vcc} \end{aligned}$ |
| D7 | ILO | Output leakage current | - | $\pm 1$ | $\mu \mathrm{A}$ | Vout = Vss or Vcc |
| D8 | CIN, Cout | Pin capacitance (all inputs/outputs) | - | 10 | pF | $\begin{aligned} & \text { VCC }=5.0 \mathrm{~V} \text { (Note) } \\ & \mathrm{TA}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \text { FCLK }=1 \mathrm{MHz} \end{aligned}$ |
| D9 | Icc Read | Operating current | - | 450 | $\mu \mathrm{A}$ | $\mathrm{Vcc}=5.5 \mathrm{~V}, \mathrm{SCL}=400 \mathrm{kHz}$ |
|  | Icc Write |  | - | 5 | mA | $\mathrm{Vcc}=5.5 \mathrm{~V}$ |
| D10 | Iccs | Standby current | - | 5 | $\mu \mathrm{A}$ | $\begin{aligned} & \hline \mathrm{TA}=-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C} \\ & \mathrm{SCL}=\mathrm{SDA}=\mathrm{VCC}=5.5 \mathrm{~V} \\ & \mathrm{~A}, \mathrm{~A} 1, \mathrm{WP}=\mathrm{Vss}, \mathrm{~A} 2=\mathrm{VcC} \end{aligned}$ |

Note: This parameter is periodically sampled and not $100 \%$ tested.

## 24AA1025/24LC1025/24FC1025

## TABLE 1-2: AC CHARACTERISTICS

| AC CHARACTERISTICS |  |  | Industrial (I): Vcc $=+1.7 \mathrm{~V}$ to $5.5 \mathrm{~V} \quad \mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ <br> Automotive (E): Vcc $=+2.5 \mathrm{~V}$ to 5.5 V TA $=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param. <br> No. | Sym. | Characteristic | Min. | Max. | Units | Conditions |
| 1 | Fclk | Clock frequency | — | $\begin{gathered} 100 \\ 400 \\ 1000 \end{gathered}$ | kHz | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \text { (Note } 5) \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \text { (24FC1025 only) } \end{aligned}$ |
| 2 | Thigh | Clock high time | $\begin{gathered} 4000 \\ 600 \\ 500 \end{gathered}$ | - | ns | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \text { (24FC1025 only) } \\ & \hline \end{aligned}$ |
| 3 | TLow | Clock low time | $\begin{gathered} 4700 \\ 1300 \\ 500 \end{gathered}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | ns | $\begin{array}{\|l\|} \hline 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 2.5 \mathrm{~V} \\ 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}(24 \mathrm{FC} 1025 \text { only }) \\ \hline \end{array}$ |
| 4 | TR | SDA and SCL rise time (Note 1) | — | $\begin{gathered} 1000 \\ 300 \\ 300 \end{gathered}$ | ns | $\begin{array}{\|l\|} \hline 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 2.5 \mathrm{~V} \\ 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \text { (24FC1025 only) } \\ \hline \end{array}$ |
| 5 | TF | SDA and SCL fall time (Note 1) | - | $\begin{aligned} & 300 \\ & 100 \\ & \hline \end{aligned}$ | ns | All except, 24FC1025 <br> $2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ (24FC1025 only) |
| 6 | Thd:sta | Start condition hold time | $\begin{gathered} 4000 \\ 600 \\ 250 \end{gathered}$ | - | ns | $\begin{array}{\|l\|} \hline 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 2.5 \mathrm{~V} \\ 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}(24 \mathrm{FC} 1025 \text { only }) \\ \hline \end{array}$ |
| 7 | Tsu:sta | Start condition setup time | $\begin{gathered} 4700 \\ 600 \\ 250 \end{gathered}$ | - | ns | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}(24 \mathrm{FC} 1025 \text { only }) \end{aligned}$ |
| 8 | THD:DAT | Data input hold time | 0 | - | ns | (Note 2) |
| 9 | Tsu:dat | Data input setup time | $\begin{aligned} & 250 \\ & 100 \\ & 100 \end{aligned}$ | — | ns | $\begin{array}{\|l} \hline 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 2.5 \mathrm{~V} \\ 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}(24 \mathrm{FC} 1025 \text { only }) \\ \hline \end{array}$ |
| 10 | Tsu:sto | Stop condition setup time | $\begin{gathered} 4000 \\ 600 \\ 250 \end{gathered}$ | — | ns | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}(24 \mathrm{FC} 1025 \text { only }) \end{aligned}$ |
| 11 | Tsu:wp | WP setup time | $\begin{gathered} \hline 4000 \\ 600 \\ 600 \\ \hline \end{gathered}$ | - | ns | $\begin{aligned} & \hline 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}(24 \mathrm{FC} 1025 \text { only }) \\ & \hline \end{aligned}$ |
| 12 | Thd:wP | WP hold time | $\begin{aligned} & \hline 4700 \\ & 1300 \\ & 1300 \\ & \hline \end{aligned}$ | - | ns | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \text { (24FC1025 only) } \end{aligned}$ |
| 13 | TAA | Output valid from clock (Note 2) | - | $\begin{gathered} 3500 \\ 900 \\ 400 \\ \hline \end{gathered}$ | ns | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}(24 \mathrm{FC} 1025 \text { only }) \end{aligned}$ |
| 14 | TbuF | Bus free time: Time the bus must be free before a new transmission can start | $\begin{gathered} 4700 \\ 1300 \\ 500 \end{gathered}$ | - | ns | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}(24 \mathrm{FC} 1025 \text { only }) \end{aligned}$ |
| 15 | ToF | Output fall time from VIH minimum to VIL maximum $\mathrm{CB} \leq 100 \mathrm{pF}$ | $10+0.1$ Св | $\begin{aligned} & 250 \\ & 250 \end{aligned}$ | ns | All except, 24FC1025 (Note 1) 24FC1025 (Note 1) |
| 16 | Tsp | Input filter spike suppression (SDA and SCL pins) | - | 50 | ns | All except, 24FC1025 (Notes 1 and 3) |

Note 1: Not $100 \%$ tested. $\mathrm{CB}=$ total capacitance of one bus line in pF .
2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns ) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
3: The combined TSP and VHYs specifications are due to new Schmitt Trigger inputs which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation.
4: This parameter is not tested but established by characterization. For endurance estimates in a specific application, please consult the Total Endurance ${ }^{\text {TM }}$ Model which can be obtained from Microchip's web site at www.microchip.com.
5: Max. clock frequency is 100 kHz for E-temp devices $<4.5 \mathrm{~V}$. $1.7-2.5 \mathrm{~V}(100 \mathrm{kHz})$ timings must be used.

## 24AA1025/24LC1025/24FC1025

| AC CHARACTERISTICS (Continued) |  |  | Industrial (I): $\mathrm{Vcc}=+1.7 \mathrm{~V}$ to $5.5 \mathrm{~V} \quad \mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ <br> Automotive (E): Vcc $=+2.5 \mathrm{~V}$ to 5.5 V TA $=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param. No. | Sym. | Characteristic | Min. | Max. | Units | Conditions |
| 17 | Twc | Write cycle time (byte or page) | - | 5 | ms | 3 ms , typical |
| 18 |  | Endurance | 1 M | - | cycles | $25^{\circ} \mathrm{C}$ (Note 4) |

Note 1: Not 100\% tested. $\mathrm{CB}_{\mathrm{B}}=$ total capacitance of one bus line in pF .
2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns ) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
3: The combined TSP and VHYs specifications are due to new Schmitt Trigger inputs which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation.
4: This parameter is not tested but established by characterization. For endurance estimates in a specific application, please consult the Total Endurance ${ }^{\text {TM }}$ Model which can be obtained from Microchip's web site at www.microchip.com.
5: Max. clock frequency is 100 kHz for E-temp devices $<4.5 \mathrm{~V}$. $1.7-2.5 \mathrm{~V}(100 \mathrm{kHz})$ timings must be used.

FIGURE 1-1: BUS TIMING DATA


## 24AA1025/24LC1025/24FC1025

### 2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 2-1.

TABLE 2-1: PIN FUNCTION TABLE

| Name | PDIP | SOIJ | Function |
| :---: | :---: | :---: | :--- |
| A0 | 1 | 1 | User Configurable Chip Select |
| A1 | 2 | 2 | User Configurable Chip Select |
| A2 | 3 | 3 | Non-Configurable Chip Select. <br> This pin must be hard-wired to <br> logical 1 state (Vcc). Device <br> will not operate with this pin <br> left floating or held to logical 0 <br> (Vss). |
| Vss | 4 | 4 | Ground |
| SDA | 5 | 5 | Serial Data |
| SCL | 6 | 6 | Serial Clock |
| WP | 7 | 7 | Write-Protect Input |
| Vcc | 8 | 8 | +1.7 to 5.5V (24AA1025) <br> $+2.5 ~ t o ~ 5.5 V ~(24 L C 1025) ~$ <br> $+2.5 ~ t o ~ 5.5 V ~(24 F C 1025) ~$ |

### 2.1 A0, A1 Chip Address Inputs

The A0, A1 inputs are used by the 24 XX 1025 for multiple device operations. The levels on these inputs are compared with the corresponding bits in the slave address. The chip is selected if the comparison is true.
Up to four devices may be connected to the same bus by using different Chip Select bit combinations. In most applications, the chip address inputs A0 and A1 are hard-wired to logic ' 0 ' or logic ' 1 '. For applications in which these pins are controlled by a microcontroller or other programmable device, the chip address pins must be driven to logic ' 0 ' or logic ' 1 ' before normal device operation can proceed.

### 2.2 A2 Chip Address Input

The A2 input is non-configurable Chip Select. This pin must be tied to Vcc in order for this device to operate.

### 2.3 Serial Data (SDA)

This is a bidirectional pin used to transfer addresses and data into and data out of the device. It is an opendrain terminal, therefore, the SDA bus requires a pullup resistor to Vcc (typical $10 \mathrm{k} \Omega$ for $100 \mathrm{kHz}, 2 \mathrm{k} \Omega$ for 400 kHz and 1 MHz ).
For normal data transfer SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the Start and Stop conditions.

### 2.4 Serial Clock (SCL)

This input is used to synchronize the data transfer from and to the device.

## $2.5 \quad$ Write-Protect (WP)

This pin must be connected to either Vss or Vcc. If tied to Vss, write operations are enabled. If tied to Vcc, write operations are inhibited, but read operations are not affected.

### 3.0 FUNCTIONAL DESCRIPTION

The 24XX1025 supports a bidirectional 2-wire bus and data transmission protocol. A device that sends data onto the bus is defined as a transmitter and a device receiving data, as a receiver. The bus must be controlled by a master device which generates the Serial Clock (SCL), controls the bus access, and generates the Start and Stop conditions while the $24 X X 1025$ works as a slave. Both master and slave can operate as a transmitter or receiver, but the master device determines which mode is activated.

## 24AA1025/24LC1025/24FC1025

### 4.0 BUS CHARACTERISTICS

The following bus protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is high. Changes in the data line while the clock line is high will be interpreted as a Start or Stop condition.
Accordingly, the following bus conditions have been defined (Figure 4-1).


### 4.1 Bus Not Busy (A)

Both data and clock lines remain high.

### 4.2 Start Data Transfer (B)

A high-to-low transition of the SDA line while the clock (SCL) is high determines a Start condition. All commands must be preceded by a Start condition.

### 4.3 Stop Data Transfer (C)

A low-to-high transition of the SDA line while the clock (SCL) is high determines a Stop condition. All operations must end with a Stop condition.

### 4.4 Data Valid (D)

The state of the data line represents valid data when, after a Start condition, the data line is stable for the duration of the high period of the clock signal.

The data on the line must be changed during the low period of the clock signal. There is one bit of data per clock pulse.
Each data transfer is initiated with a Start condition and terminated with a Stop condition. The number of the data bytes transferred between the Start and Stop conditions is determined by the master device.

### 4.5 Acknowledg e

Each receiving device, when addressed, is obliged to generate an Acknowledge signal after the reception of each byte. The master device must generate an extra clock pulse which is associated with this Acknowledge bit.

Note: The 24XX1025 does not generate any Acknowledge bits if an internal programming cycle is in progress, however, the control byte that is being polled must match the control byte used to initiate the write cycle.
A device that acknowledges must pull-down the SDA line during the Acknowledge clock pulse in such a way that the SDA line is stable low during the high period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. During reads, a master must signal an end of data to the slave by NOT generating an Acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave (24XX1025) will leave the data line high to enable the master to generate the Stop condition.

FIGURE 4-1: DATA TRANSFER SEQUENCE ON THE SERIAL BUS


FIGURE 4-2: ACKNOWLEDGE TIMING


## 24AA1025/24LC1025/24FC1025

### 5.0 DEVICE ADDRESSING

A control byte is the first byte received following the Start condition from the master device (Figure 5-1). The control byte consists of a 4-bit control code; for the 24 XX 1025 , this is set as ' 1010 ' binary for read and write operations. The next bit of the control byte is the block select bit (B0). This bit acts as the A16 address bit for accessing the entire array. The next two bits of the control byte are the Chip Select bits (A1, A0). The Chip Select bits allow the use of up to four 24XX1025 devices on the same bus and are used to select which device is accessed. The Chip Select bits in the control byte must correspond to the logic levels on the corresponding A1 and A0 pins for the device to respond. These bits are in effect the two Most Significant bits of the word address.
The last bit of the control byte defines the operation to be performed. When set to a one, a read operation is selected, and when set to a zero, a write operation is selected. The next two bytes received define the address of the first data byte (Figure 5-2). The upper address bits are transferred first, followed by the Less Significant bits.
Following the Start condition, the 24XX1025 monitors the SDA bus checking the device type identifier being transmitted. Upon receiving a '1010' code and appropriate device select bits, the slave device outputs an Acknowledge signal on the SDA line. Depending on the state of the R/W bit, the 24XX1025 will select a read or write operation.
This device has an internal addressing boundary limitation that is divided into two segments of 512 K bits. Block select bit ' $B 0$ ' to control access to each segment.

FIGURE 5-1: CONTROL BYTE FORMAT


### 5.1 Contiguous Addressing Across Multiple Devices

The Chip Select bits A1, A0 can be used to expand the contiguous address space for up to 4 Mbit by adding up to four 24XX1025's on the same bus. In this case, software can use A0 of the control byte as address bit A16 and A1 as address bit A17. It is not possible to sequentially read across device boundaries.
Each device has internal addressing boundary limitations. This divides each part into two segments of 512 K bits. The block select bit ' BO ' controls access to each "half".
Sequential read operations are limited to 512 K blocks. To read through four devices on the same bus, eight random Read commands must be given.

FIGURE 5-2: ADDRESS SEQUENCE BIT ASSIGNMENTS


## 24AA1025/24LC1025/24FC1025

### 6.0 WRITE OPERATIONS

### 6.1 Byte Write

Following the Start condition from the master, the control code (four bits), the block select (one bit), the Chip Select (two bits), and the R/W bit (which is a logic low) are clocked onto the bus by the master transmitter. This indicates to the addressed slave receiver that the address high byte will follow after it has generated an Acknowledge bit during the ninth clock cycle. Therefore, the next byte transmitted by the master is the high-order byte of the word address and will be written into the Address Pointer of the 24XX1025. The next byte is the Least Significant Address Byte. After receiving another Acknowledge signal from the 24XX1025, the master device will transmit the data word to be written into the addressed memory location. The 24XX1025 acknowledges again and the master generates a Stop condition. This initiates the internal write cycle and during this time, the 24 XX 1025 will not generate Acknowledge signals as long as the control byte being polled matches the control byte that was used to initiate the write (Figure 6-1). If an attempt is made to write to the array with the WP pin held high, the device will acknowledge the command, but no write cycle will occur, no data will be written and the device will immediately accept a new command. After a byte Write command, the internal address counter will point to the address location following the one that was just written.

### 6.2 Page Write

The write control byte, word address and the first data byte are transmitted to the 24XX1025 in the same way as in a byte write. But instead of generating a Stop condition, the master transmits up to 127 additional bytes, which are temporarily stored in the on-chip page buffer and will be written into memory after the master has transmitted a Stop condition. After receipt of each word, the seven lower Address Pointer bits are internally incremented by one. If the master should transmit more than 128 bytes prior to generating the Stop condition, the address counter will roll over and the previously received data will be overwritten. As with the byte write operation, once the Stop condition is received, an internal write cycle will begin (Figure 6-2). If an attempt is made to write to the array with the WP pin held high, the device will acknowledge the command, but no write cycle will occur, no data will be written and the device will immediately accept a new command

### 6.3 Write Protection

The WP pin allows the user to write-protect the entire array ( $00000-1$ FFFF) when the pin is tied to Vcc. If tied to Vss the write protection is disabled. The WP pin is sampled at the Stop bit for every Write command (Figure 1-1). Toggling the WP pin after the Stop bit will have no effect on the execution of the write cycle.

## Note: Page write operations are limited to writing

 bytes within a single physical page, regardless of the number of bytes actually being written. Physical page boundaries start at addresses that are integer multiples of the page buffer size (or 'page size') and end at addresses that are integer multiples of [page size - 1]. If a Page Write command attempts to write across a physical page boundary, the result is that the data wraps around to the beginning of the current page (overwriting data previously stored there), instead of being written to the next page as might be expected. It is therefore, necessary for the application software to prevent page write operations that would attempt to cross a page boundary.
## 24AA1025/24LC1025/24FC1025

## FIGURE 6-1: BYTE WRITE



## FIGURE 6-2: PAGE WRITE



## 24AA1025/24LC1025/24FC1025

### 7.0 ACKNOWLEDGE POLLING

Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete. (This feature can be used to maximize bus throughput.) Once the Stop condition for a Write command has been issued from the master, the device initiates the internally timed write cycle. ACK polling can be initiated immediately. This involves the master sending a Start condition, followed by the control byte for a Write command $(R / \bar{W}=0)$. If the device is still busy with the write cycle, then no ACK will be returned. If no ACK is returned, then the Start bit and control byte must be resent. If the cycle is complete, then the device will return the ACK and the master can then proceed with the next Read or Write command. See Figure 7-1 for flow diagram.

Note: Care must be taken when polling the 24XX1025. The control byte that was used to initiate the write needs to match the control byte used for polling.

FIGURE 7-1: ACKNOWLEDGE POLLING FLOW


## 24AA1025/24LC1025/24FC1025

### 8.0 READ OPERATION

Read operations are initiated in the same way as write operations with the exception that the R/W bit of the control byte is set to one. There are three basic types of read operations: current address read, random read, and sequential read.

### 8.1 Current Address Read

The 24XX1025 contains an address counter that maintains the address of the last word accessed, internally incremented by one. Therefore, if the previous read access was to address $n$ ( $n$ is any legal address), the next current address read operation would access data from address $n+1$.
Upon receipt of the control byte with $R / \bar{W}$ bit set to one, the 24XX1025 issues an acknowledge and transmits the 8 -bit data word. The master will not acknowledge the transfer, but does generate a Stop condition and the 24XX1025 discontinues transmission (Figure 8-1).

## FIGURE 8-1: CURRENT ADDRESS READ



### 8.2 Random Read

Random read operations allow the master to access any memory location in a random manner. To perform this type of read operation, first the word address must be set. This is done by sending the word address to the 24XX1025 as part of a write operation (R/W bit set to 0 ). After the word address is sent, the master generates a Start condition following the acknowledge. This terminates the write operation, but not before the internal Address Pointer is set. Then, the master issues the control byte again, but with the R/W bit set to a one. The 24XX1025 will then issue an acknowledge and transmit the 8 -bit data word. The master will not acknowledge the transfer, but does generate a Stop condition which causes the 24XX1025 to discontinue transmission (Figure 8-2). After a random Read command, the internal address counter will point to the address location following the one that was just read.

### 8.3 Sequential Read

Sequential reads are initiated in the same way as a random read except that after the 24XX1025 transmits the first data byte, the master issues an acknowledge as opposed to the Stop condition used in a random read. This acknowledge directs the 24XX1025 to transmit the next sequentially addressed 8 -bit word (Figure 8-3). Following the final byte transmitted to the master, the master will NOT generate an acknowledge, but will generate a Stop condition. To provide sequential reads, the 24XX1025 contains an internal Address Pointer which is incremented by one at the completion of each operation. This Address Pointer allows half the memory contents to be serially read during one operation. Sequential read address boundaries are 0000 h to FFFFh and 10000h to 1FFFFh. The internal Address Pointer will automatically roll over from address FFFF to address 0000 if the master acknowledges the byte received from the array address, 1FFFF. The internal address counter will automatically roll over from address 1FFFFh to address 10000 h if the master acknowledges the byte received from the array address, 1FFFFh.

## 24AA1025/24LC1025/24FC1025

FIGURE 8-2: RANDOM READ


FIGURE 8-3: SEQUENTIAL READ


## 24AA1025/24LC1025/24FC1025

### 9.0 PACKAGING INFORMATION

### 9.1 Package Marking Information



Example:


Example:


Legend: $\mathrm{XX} \ldots \mathrm{X}$ Part number or part number code
$T \quad$ Temperature (I, E)
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code (2 characters for small packages)
(e3) Pb-free JEDEC designator for Matte Tin (Sn)

Note: For very small packages with no room for the Pb-free JEDEC designator e3, the marking will only appear on the outer carton or reel label.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

* Standard marking consists of Microchip part number, year code, week code, traceability code (facility code, mask rev\#, and assembly code). For marking beyond this, certain price adders apply. Please check with your Microchip Sales Office.


[^0]:    *24XX1025 is used in this document as a generic part number for the 24AA1025/24LC1025/24FC1025 devices.

