## : <br> Aplus Flash <br> Technology, Inc.

## 2-wire Serial EEPROM 1K/2K/4K/8K/16K

AF24BC01/02/04/08/16

## FEATURES:

- Internally organized as $128 \times 8$ (1K), $256 \times 8(2 \mathrm{~K}), 512 \times 8$ (4K), $1024 \times 8$ (8K), $2048 \times 8$ (16K)
- Low-voltage and standard-voltage operation : 1.8 to 5.5 V
- 2 -wire serial interface bus
- Data retention: 100 years
- High endurance: 1,000,000 Write Cycles
- $100 \mathrm{kHz}(1.8 \mathrm{~V}) \& 400 \mathrm{kHz}(5 \mathrm{~V})$ compatibility
- Self-timed write cycle (5ms max)
- Bi-directional data transfer protocol
- Write protect pin for hardware data protection
- 8 -byte page ( $1 \mathrm{~K}, 2 \mathrm{~K}$ ) and 16 byte page ( $4 \mathrm{~K}, 8 \mathrm{~K}, 16 \mathrm{~K}$ ) write modes
- Allows for partial page writes
- Lead free package
- 8-lead PDIP, 8-lead JEDEC SOIC, and 8-lead TSSOP Packages


## DESCRIPTION

Aplus Flash Technology's AF24BC family provides $1 \mathrm{~K}, 2 \mathrm{~K}, 4 \mathrm{~K}, 8 \mathrm{~K}$, and 16 K of serial electrically erasable and programmable read-only memory (EEPROM). The wide Vdd range allows for lowvoltage operation down to 1.8 V . The device, fabricated using traditional CMOS EEPROM technology, is optimized for many industrial and commercial applications where low-voltage and low-power operation is essential. The AF24BC01/02/04/08/16 is available in 8-pin PDIP, 8 -lead JEDEC SOIC, and 8-lead TSSOP packages and is accessed via a 2-wire serial interface.

Figure 1. Pin Configurations
8-pin PDIP/TSSOP/SOIC


| Pin Name | Function |
| :--- | :--- |
| A0 - A2 | Address inputs |
| SDA | Serial Data |
| SCL | Serial Clock Input |
| WP | Write Protect |
| GND | Ground |
| Vcc | Power Supply |

Figure 2. Block Diagram


Note: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## PIN DESCRIPTIONS

Serial Data (SDA): The SDA pin is used for sending and receiving data bits in serial mode. Since the SDA pin is defined as an open-drain connection, a pull-up resistor is needed.

Serial Clock (SCL): The SCL input is used to synchronize data input and output with the SDA pin. Data input is usually clocked on the rising edge of SCL, while data output is clocked out on the falling edge of SCL.

Device/Page Addresses (A2, A1, A0): The A2, A1, and A0 pins are used to address multiple devices on a single bus system and should be hard-wired.

- The AF24BC01 and AF24BC02 use the A2, A1 and A0 pins to provide the capability for addressing up to eight $1 \mathrm{~K} / 2 \mathrm{~K}$ devices on a single bus system (please see the Device Addressing section for further details.)
- The AF24BC04 uses the A2 and A1 inputs and a total of four 4K devices may be addressed on a single bus system. The A0 pin is not used, but should be grounded if possible.
- The AF24BC08 only uses the A2 input for hardwire addressing. On a single bus system, a total of two 8 K devices may be addressed. The A0 and A1 pins are not used, but should be grounded if possible.
- The AF24BC16 does not use the device address pins, so only one device can be connected to a single bus system. Therefore, the A0, A1 and A2 pins are not used, but should be grounded if possible.

Write Protect (WP): The AF24BC01/02/04/08/16 has a Write Protect pin that provides hardware data protection. When connected to ground, the Write Protect pin allows for normal read/write operations. If the WP pin is connected to Vcc , no data can be overwritten.

Note:If the WP pin is set to high, the device will still respond with acknowledgments. However, the device will not enter the write cycle after the STOP command is issued but will instead reset back to standby mode.

To insure write protection, the WP pin should be pulled high before a START command is issued.

## MEMORY ORGANIZATION

The internal memory organization for the AF24BC family is arranged differently for each of the densities. The AF24BC01, for instance, is internally organized as 16 pages of 8 bytes each and requires a 7-bit data word address. The AF24BC16, on the other hand, is organized as 128 pages of 16 bytes each with an 11 -bit data word address. The table below summarizes these differences.

| Density | \# of pages | Bytes per page | Data word address length |
| :--- | :--- | :--- | :--- |
| AF24BC01 (1K) | 16 pages | 8 bytes | 7 bits |
| AF24BC02 (2K) | 32 pages | 8 bytes | 8 bits |
| AF24BC04 (4K) | 32 pages | 16 bytes | 9 bits |
| AF24BC08 (8K) | 64 pages | 16 bytes | 10 bits |


| AF24BC16 (16K) | 128 pages | 16 bytes | 11 bits |
| :--- | :--- | :--- | :--- |

## PIN CAPACITANCE

Applicable over recommended operating range from $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}, \mathrm{Vcc}=+1.8 \mathrm{~V}$

| Symbol | Test Condition | Max | Units | Condition |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{C}_{\text {I/O }}$ | Input/Output Capacitance (SDA) | 8 | pF | $\mathrm{V}_{\text {I/O }}=0 \mathrm{~V}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance $\left(\mathrm{A}_{0}, \mathrm{~A}_{1}, \mathrm{~A}_{2} \mathrm{SCL}\right)$ | 6 | pF | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |

Note: 1. This parameter is characterized and not $100 \%$ tested.

## DC CHARACTERISTICS

Applicable over recommended operating range from:
$\mathrm{T}_{\text {AMB }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{VcC}=+1.8 \mathrm{~V}$ to +5.5 V

| Symbol | Parameter | Test Condition | Min | Tур | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC} 1}$ | Supply Voltage |  | 1.8 |  | 5.5 | V |
| $\mathrm{V}_{\mathrm{CC} 2}$ | Supply Voltage |  | 2.7 |  | 5.5 | V |
| $\mathrm{V}_{\text {CC3 }}$ | Supply Voltage |  | 4.5 |  | 5.5 | V |
| ICC | Supply Current $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | READ at 100 kHz |  | 0.4 | 1.0 | mA |
| ICC | Supply Current $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | WRITE at 100kHz |  | 2.0 | 3.0 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Standby Current $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or $\mathrm{V}_{\text {SS }}$ |  | 0.6 | 3.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SB2 }}$ | Standby Current $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\text {SS }}$ |  | 1 | 4.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SB3 }}$ | Standby Current $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or $\mathrm{V}_{\text {SS }}$ |  | 1 | 18.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LI }}$ | Input Leakage Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or $\mathrm{V}_{\text {SS }}$ |  | 0.2 | 5 | $\mu \mathrm{A}$ |
| LIO | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ or $\mathrm{V}_{\text {SS }}$ |  | 0.1 | 5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Level (1) |  | -0.6 |  | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Level (1) |  | $\mathrm{V}_{\text {cc }} \times 0.7$ |  | Vcc+0.5V | V |
| $\mathrm{V}_{\text {OL2 }}$ | Output Low Level $\mathrm{V}_{\propto}=3.0 \mathrm{~V}$ | $\mathrm{l}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\text {OL1 }}$ | Output Low Level $\mathrm{V}_{\propto}=1.8 \mathrm{~V}$ | $\mathrm{l}_{\mathrm{OL}}=0.15 \mathrm{~mA}$ |  |  | 0.2 | V |

Note: 1. $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{HH}}$ max are reference only and are not tested.

## AC CHARACTERISTICS

Applicable over recommended operating range from:
$\mathrm{T}_{\text {AMB }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{VCC}=+1.8 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{CL}=1 \mathrm{TTL}$ Gate $\& 100 \mathrm{pF}$ (unless otherwise noted).

| Symbol | Parameter | 1.8 V |  | 2.7-5.0 V |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| $\mathrm{f}_{\text {SCL }}$ | Clock Frequency, SCL |  | 100 |  | 400 | kHz |
| tLow | Clock Pulse Width Low | 4.7 |  | 1.2 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {tigh }}$ | Clock Pulse Width High | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |
| $t_{1}$ | Noise Suppression Time (1) |  | 100 |  | 50 | ns |
| $\mathrm{t}_{\text {A }}$ | Clock Low to Data Out Valid | 0.1 | 4.5 | 0.1 | 0.9 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {BuF }}$ | Time the bus must be free before a new transmission can start(1) | 4.7 |  | 1.2 |  | $\mu \mathrm{S}$ |
| tho.STA | Start Hold Time | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |
| tsu.STA | Start Setup Time | 4.7 |  | 0.6 |  | $\mu \mathrm{s}$ |
| tho.DAT | Data in Hold Time | 0 |  | 0 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU. DAT }}$ | Data in Setup Time | 200 |  | 100 |  | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Inputs Rise Time (1) |  | 1.0 |  | 0.3 | $\mu \mathrm{s}$ |
| $t_{\text {F }}$ | Inputs Fall Time (1) |  | 300 |  | 300 | ns |
| ( ${ }_{\text {tsu.sto }}$ | Stop Setup Time Data Out Hold Time | $\begin{aligned} & 4.7 \\ & 100 \end{aligned}$ |  | $\begin{aligned} & 0.6 \\ & 50 \\ & \hline \end{aligned}$ |  | $\mu \mathrm{s}$ ns |
| twr | Write Cycle Time |  | 5 |  | 5 | ms |
| Endurance <br> (1) | $5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$, Byte Mode | 1M |  | 1M |  | Write Cycles |

Note: 1. This parameter is characterized and not $100 \%$ tested.

## DEVICE OPERATION

Clock and Data Transitions: Transitions on the SDA pin should only occur when SCL is low (refer to the Data Validity timing diagram in Figure 5). If the SDA pin changes when SCL is high, then the transition will be interpreted as a START or STOP condition.

START Condition: A START condition occurs when the SDA transitions from high to low when SCL is high. The START signal is usually used to initiate a command (refer to the Start and Stop Definition timing diagram in Figure 6).

STOP Condition: A STOP condition occurs when the SDA transitions from low to high when SCL is high (refer to Figure 6. START and STOP Definition timing diagram). The STOP command will put the device into standby mode after no acknowledgment is issued during the read sequence.

Acknowledge: An acknowledgement is sent by pulling the SDA low to confirm that a word has been successfully received. All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words, so acknowledgments are usually issued during the $9^{\text {th }}$ clock cycle.

Standby Mode: Standby mode is entered when the chip is initially powered-on or after a STOP command has been issued and any internal operations have been completed.

Memory Reset: In the event of unexpected power or connection loss, a START condition can be issued to restart the input command sequence. If the device is currently in write cycle mode, this command will be ignored.

## BUS TIMING

Figure 3. SCL: Serial Clock, SDA: Serial Data I/O


## WRITE CYCLE TIMING

Figure 4. SCL: Serial Clock, SDA: Serial Data I/O
SCL

Note: 1 . The write cycle time $t_{W R}$ is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.

Figure 5. DATA VALIDITY


Figure 6. START AND STOP DEFINITION


Figure 7. OUTPUT ACKNOWLEDGE


Aplus Flash Technology, Inc. Datasheet: AF24B C01/02/04/08/16

DEVICE ADDRESSING
To enable the chip for a read or write operation, an 8-bit device address word followed by a START condition must be issued. The $1^{\text {st }}$ four bits of the device address word consists of a mandatory ' 1010 ' pattern, while the $2^{\text {nd }}$ four bits depend on the particular density being used (refer to Figure 8):

- In the $1 \mathrm{~K} / 2 \mathrm{~K}$ chip, the next 3 bits should correspond to the hard-wired inputs A2, A1 and AO device address bits.
- In the 4 K chip, the next 3 bits are the A 2 and A 1 device address bits and a memory page address bit. The two device address bits must compare to their corresponding hardwired input pins.
- In the 8 K chip, the next 3 bits include the A 2 device address bit with the next 2 bits used for memory page addressing. The A2 bit must compare to its corresponding hard-wired input pin.
- The 16 K chip does not use any device address bits but instead the 3 bits are used for memory page addressing.

Figure 8. Device Address

| 1K/2K | 1) | 0 | 1 |  | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MSB |  |  |  |  |  |  | LSB |
| 4K | 1 | 0 | 1 |  | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | P0 | R/W |
| 8K | 1) | 0 | 1 |  | $\mathrm{A}_{2}$ | P1 | P0 | R/W |
| 16K | 1] | 0 | 1) |  | P2 | \|P1 | IP0 | \|R/W |

The memory page address bits, P2, P1, and P0, are used to select the page in the array. P2 represents the most significant bit, while P 1 and P 0 are considered the next most significant bits.

The eighth bit of the device address determines read or write operation. If the R/W bit is high, then a read operation is initiated. Otherwise, if the R/W bit is low, then a write operation is started.

After comparing the device address and finding a match, the EEPROM device will issue an acknowledgment by pulling SDA low. If the comparison fails, the chip will return to standby mode.

Figure 9. Byte Write


Figure 10. Page Write

(* = DON'T CARE bit for 1 K )

## WRITE OPERATIONS

## Byte/Page Write:

If a write operation is entered $(R / \bar{W}=0)$ and an acknowledgment is sent, then the next sequence requires an 8 -bit data word address. After an acknowledgment is received from this word address, the $1^{\text {st }}$ byte of data can be loaded. The device will send an acknowledgment after each byte to confirm the transmission.

To begin the write cycle, a STOP condition must be issued (refer to Figure 9). Both byte and page write operations are supported, so the STOP condition can be issued after the $1^{\text {st }}$ byte or the last byte in the page. When the STOP condition occurs, an internal timer is started, all inputs are disabled, and the EEPROM will not respond to any more commands until the write cycle is completed.

Note: The number of bytes in a page depends on the density used. If 1 K density is used, then the page size is 8 bytes. In contrast, if the 16K density is used, then the page size is 16 bytes. Refer to the Memory Organization section for more details.

The internal page counter is incremented after each byte received, but the row location of the memory page will always remain the same. Therefore, the device will wrap around to the $1^{\text {st }}$ byte in the page after the last byte in the page is received. Any further data loaded into the page buffer will overwrite the previous data loaded.

Acknowledge Polling: After the STOP condition is issued, the write cycle begins. Acknowledge polling can be initiated by sending a START condition followed by the device address word. If the EEPROM has completed the internal write cycle and returned to standby mode, the device will respond by sending back an acknowledgment by pulling the SDA pin low. Otherwise, the sequence will be ignored and no acknowledgment will be sent.

## READ OPERATIONS

There are three types of read operations: current address read, random address read, and sequential read. A random address read can be considered a current address read operation with an additional sequence in the beginning to load a different address into the internal counter. A sequential read occurs when subsequent bytes are clocked out after a current address read or random address read occurs.

Current Address Read: A current address read operation is initiated by issuing $\mathrm{R} / \mathrm{W}=1$ in the device address word (refer to Figure 11). Since the internal address counter maintains the last address incremented by one accessed during the last read or write operation, the data output will correspond to this address. As long as the chip power is not disconnected, the internal address counter will always retain the last address incremented by one.

Random Read: To access a different address location than the one currently stored in the internal counter, a random read operation is provided. The random read is actually a combination of a "dummy" byte write sequence with a current address read command (refer to Figure 12). The "dummy" byte write loads a different address into the internal counter, and the data can then be accessed using the current address read.

Sequential Read: In order to access subsequent data words after a current address read or random read has been initiated, the user should send an acknowledgment to the EEPROM chip after each data byte received. If an acknowledgment is not received, then the chip will not send any more data and expect a STOP condition on the next cycle to reset back to standby mode (refer to Figure 13).

Sequential reads can be used to perform an entire chip read. Unlike the page write operation, the internal counter will increment to the next row after the last byte of the page has been reached. When the address reaches the last byte of the last memory page, the next address will increment to the $1^{\text {st }}$ byte of the $1^{\text {st }}$ memory page.

Once the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. When the microcontroller does not respond with a zero but does generate a following stop condition), the sequential read operation is terminated.

Figure 11. Current Address Read


Figure 12. Random Read


Figure 13. Sequential Read


Raising power supply voltage
Raising the power supply voltage, starging at 0.2 V maximum, so that the voltage reaches the power supply voltage to be used within the time defined by $t_{\text {RISE }}$ as shown in Figure 14.
For example, when the power supply voltage to be used is 5.0 V , $\mathrm{t}_{\text {RISE }}$ is 20 ms as shown in Figure 15. The power supply voltage must be raised within 20 ms .

Figure 14. Power supply raising diagram

$\mathrm{t}_{\text {INIT }}$ is the time required to initialize the EEPROM. No instruction are accepted during this time.
Figure 15. Power supply raising time


## 8L PDIP PACKAGE



## Note:

1) All package dimensions do not include mold flash. Mold flash shall not exceed 5 mils.
2) Lead dimensions does not include protrusions. Lead protrusions shall not exceed 10 mils and lead intrusion is not allowed.
3) All dimensions are in inches.

8L SOIC PACKAGE

## TOP VIEW



PIN $\# 110$.


Note:

1) All dimensions are in inches.

## 16

## 8L TSSOP PACKAGE




Notes:

1) Controlling dimensions are inches.
2) This package part is in compliance with JEDEC specification MD-153.
3) " $T$ " is a reference datum.
4) " D" \& " E" are reference datums and do not include mold flash or protrusions, and are measured at the parting line. Mold flash or protrusions shall not exceed 0.0059 per side.
5) Dimensions is the length of terminal for soldering to a substrate.
6) Terminal positions are shown for reference only.
7) Formed leads shall be planar with respect to one another within 0.0030 at seating plane.
8) The lead width dimension does not include dambar protrusion. Allowable dambar protrusion shall be 0.0031 total in excess of the lead width dimension at maximum material condition. Dambar cannot be located on the lower radius of the foot.
Minimum space between protrusion and an adjacent lead to be 0.0055 . See details " $B$ " and " C".
9) Detail " $C$ " to be determined at 0.0039 to 0.0098 from the lead tip.

AF24BC01 Ordering Information

| Ordering Code | Package | Operating Ranges |
| :--- | :--- | :--- |
| AF24BC01 -PI | P | Lead free |
| AF24BC01 -SI | S | Industrial |
| AF24BC01 -TI | T | $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ |

AF24BC02 Ordering Information

| Ordering Code |  | Package |
| :--- | :--- | :--- |
| AF24BC02 - PI | O | Operating Ranges |
| AF24BC02 - SI | S | Industrial |
| AF24BC02 -TI | T | $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ |

AF24BC04 Ordering Information

| Ordering Code | Package | Operating Ranges |
| :--- | :--- | :--- |
| AF24BC04 - PI | P | Lead free |
| AF24BC04 - SI | S | Industrial |
| AF24BC04 -TI | T | $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ |

AF24BC08 Ordering Information

| Ordering Code |  | Package |
| :--- | :--- | :--- |
| AF24BC08 - PI | P | Operating Ranges |
| AF24BC08 - SI | S | Industrial |
| AF24BC08 -TI | T | $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ |

AF24BC16 Ordering Information

| Ordering Code | Package | Operating Ranges |
| :--- | :--- | :--- |
| AF24BC16 - PI | P | Lead free |
| AF24BC16 - SI | S | Industrial |
| AF24BC16 - TI | T | $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ |


| Package Type |  |
| :--- | :--- |
| P | 8-pin, 0.300" Wide, Plastic Dual Inline Package (PDIP) |
| S | 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) |
| T | 8-lead, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP) |

PRODUCT ORDERING INFORMATION

$\mathrm{I}=$ Industrial $\left(-40^{\circ} \mathrm{C} \sim 85^{\circ} \mathrm{C}\right)$

REVISIONS

| Version Number | Description | Page | Date |
| :--- | :--- | :--- | :--- |
| 5.06 | Page 4, AC table, change write time to 5ms | $\mathbf{5}$ | $11 / 21 / 06$ |
| 5.07 | Add lead free description | $\mathbf{1 , 1 8}$ | $10 / 15 / 2007$ |

Aplus Flash Technology, Inc.
1982-A Zanker Road
San Jose, CA 95112
www.aplusflash.com

Note the following details:
Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. Aplus takes no responsibility to ensure that the application meets the required specifications. No representation or warranty is given and no liability is assumed by Aplus Flash Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Aplus' products as critical components in life support systems is not authorized except with express written approval by Aplus. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

