

Technical documentation





TPS3436-Q1 SLVSGF1A – OCTOBER 2022 – REVISED JUNE 2023

# TPS3436-Q1 Automotive Nano IQ Precision Window Watchdog Timer

# 1 Features


Texas

INSTRUMENTS

- AEC-Q100 qualified with the following results:
  - Device temperature grade 1: -40°C to 125°C ambient operating temperature range
- Factory programmed or user-programmable watchdog timeout
  - ±10% Accurate timer (maximum)
  - Factory programmed close window: 1msec to 100 sec
- Factory programmed or user-programmable reset delay
  - ±10% Accurate timer (maximum)
  - Factory programmed option: 2 msec to 10 sec
- Input voltage range: V<sub>DD</sub> = 1.04 V to 6.0 V
- Ultra low supply current: I<sub>DD</sub> = 250 nA (typical)
- Open-drain, push-pull; active-low outputs
- Various programmability options:
  - Watchdog enable-disable
  - Watchdog startup delay: no delay to 10 sec
  - Open window to close window ratio option: 1X to 511X
  - Latched output option
- MR functionality support

# 2 Applications

- On-board (OBC) and wireless charger
- Driver monitoring
- Battery Management System (BMS)
- Front camera
- Surround view system ECU



#### **Typical Application Circuit**

# **3 Description**

The TPS3436-Q1 is an ultra-low power consumption (250 nA typical) device offering a programmable window watchdog timer.

The TPS3436-Q1 offers a high accuracy window watchdog timer with host of features for a wide variety of applications. The close window timer can be factory programmed or user programmed using an external capacitor. The open window to close window ratio can be changed on-the-fly using a combination of logic pins. The watchdog also offers unique features such as enable-disable, start-up delay.


The  $\overline{\text{WDO}}$  delay can be set by factory-programmed default delay settings or programmed by an external capacitor. The device also offers a latched output operation where the output is latched until the watchdog fault is cleared.

The TPS3436-Q1 provides a performance upgrade alternative to TPS3430-Q1 device family. The TPS3436-Q1 is available in a small 8-pin SOT-23 package.

#### **Device Information**

PART NUMBER	PACKAGE (1)	BODY SIZE (NOM)
TPS3436-Q1	DDF (8)	2.90 mm × 1.60 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.





# **Table of Contents**

1 Features	1
2 Applications	1
3 Description	
4 Revision History	
5 Device Comparison	3
6 Pin Configuration and Functions	
7 Specifications	
7.1 Absolute Maximum Ratings	
7.2 ESD Ratings	
7.3 Recommended Operating Conditions	
7.4 Thermal Information	
7.5 Electrical Characteristics	8
7.6 Timing Requirements	9
7.7 Switching Characteristics10	
7.8 Timing Diagrams1	
7.9 Typical Characteristics12	
8 Detailed Description14	

8.1 Overview	. 14
8.2 Functional Block Diagrams	. 14
8.3 Feature Description	
8.4 Device Functional Modes	
9 Application and Implementation	.24
9.1 Application Information	. 24
9.2 Typical Applications	
9.3 Power Supply Recommendations	.26
9.4 Layout	. 26
10 Device and Documentation Support	.28
10.1 Receiving Notification of Documentation Updates.	.28
10.2 Support Resources	. 28
10.3 Trademarks	.29
10.4 Electrostatic Discharge Caution	.29
10.5 Glossary	.29
11 Mechanical, Packaging, and Orderable	
Information	. 29

# **4 Revision History**


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision * (October 2022) to Revision A (June 2023)	Page
•	Advance Information to Production Data release	1



# **5 Device Comparison**

Figure 5-1 shows the device naming nomenclature of the TPS3436-Q1. For all possible output types, watchdog time options and output assert delay options, see Section 8 for more details. Contact TI sales representatives or on TI's E2E forum for detail and availability of other options.



\* Pinout option supports Start up Delay settings of "No Delay" and "10 sec" only.
\*\* Capacitor programmable time feature available with pinout options A & B. For fixed time and latched output features use pinout option C.
Refer 'Mechanical, Packaging and Orderable Information' section for list of released orderable.
For any other orderable, contact local TI support.

#### Figure 5-1. Device Naming Nomenclature


TPS3436-Q1 belongs to family of pin compatible devices offering different feature sets as highlighted in Table 5-1.

DEVICE	VOLTAGE SUPERVISOR	TYPE OF WATCHDOG
TPS35-Q1	Yes	Timeout
TPS36-Q1	Yes	Window
TPS3435-Q1	No	Timeout
TPS3436-Q1	No	Window

## Table 5-1. Pin Compatible Device Families



# **6** Pin Configuration and Functions





## Table 6-1. Pin Functions

PIN	PIN NUMBER					
NAME	PINOUT A	PINOUT B	PINOUT C	I/O	DESCRIPTION	
CRST	3	3	_	I	Programmable WDO assert time pin. Connect a capacitor between this pin and GND to program the WDO assert time period. See <i>Section 8.3.3</i> for more details.	
CWD	2	2	_	I	Programmable watchdog timeout input. Watchdog close time is set by connecting a capacitor between this pin and ground. See Section 8.3.1.1 for nore details.	
GND	4	4	4	_	Ground pin	
MR	1	_	2	I	Manual reset pin. A logic low on this pin asserts the $\overline{WDO}$ output. See Section 8.3.2 for more details.	
WDO	7	7	7	0	Watchdog output. Connect $\overline{WDO}$ to VDD using pull up resistance when using open drain output. $\overline{WDO}$ is asserted when a watchdog error occurs or $\overline{MR}$ pin is driven LOW. See Section 8.3.3 for more details.	
SET0	5	1	1	I	Logic input. SET0, SET1, and WD-EN pins select the watchdog window ratios and enable-disable the watchdog; see Section 8.3.1.5 for more details.	
SET1		5	5	I	Logic input. SET0, SET1, and WD-EN pins select the watchdog window ratios and enable-disable the watchdog; see Section 8.3.1.5 for more details.	
VDD	8	8	8	I	Supply voltage pin. For noisy systems, connecting a 0.1- $\mu$ F bypass capacitor is recommended.	
WD-EN	_	_	6	I	Logic input. Logic high input enables the watchdog monitoring feature. See <i>Section 8.3.1.3</i> for more details.	
WDI	6	6	3	I	Watchdog input. A falling transition (edge) must occur at this pin during the open window in order for $\overline{WDO}$ to not assert. See Section 8.3.1 for more details.	



# 7 Specifications

# 7.1 Absolute Maximum Ratings

over operating free-air temperature range, unless otherwise noted<sup>(1)</sup>

		MIN	MAX	UNIT
Voltage	VDD	-0.3	6.5	V
Voltage	$C_{WD}$ , $C_{RST}$ , WD–EN, SETx, WDI, $\overline{MR}$ <sup>(2)</sup> , $\overline{WDO}$ (Push Pull)	-0.3	V <sub>DD</sub> +0.3 <sup>(3)</sup>	V
Voltage	WDO (Open Drain)	-0.3	6.5	v
Current	WDO pin	-20	20	mA
Temperature <sup>(4)</sup>	Operating ambient temperature, T <sub>A</sub>	-40	125	°C
Temperature	Storage, T <sub>stg</sub>	-65	150	U

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) If the logic signal driving  $\overline{MR}$  is less than V<sub>DD</sub>, then additional current flows into V<sub>DD</sub> and out of  $\overline{MR}$ .

(3) The absolute maximum rating is (VDD + 0.3) V or 6.5 V, whichever is smaller

(4) As a result of the low dissipated power in this device, it is assumed that  $T_J = T_A$ .

# 7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>		Charged device model (CDM), per AEC Q100-011	±750	v

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

# 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
Voltage	VDD (Active Low output)	0.9	6	
	$C_{WD}$ , $C_{RST}$ , WD–EN, SETx, WDI, $\overline{MR}$ <sup>(1)</sup>	0	VDD	V
	WDO (Open Drain)	0	6	
	WDO (Push Pull)	) 0 6 0 VDD		
Current	WDO pin current	-5	5	mA
C <sub>RST</sub>	C <sub>RST</sub> pin capacitor range	1.5	1800	nF
C <sub>WD</sub>	C <sub>WD</sub> pin capacitor range	1.5	1000	nF
T <sub>A</sub>	Operating ambient temperature	-40	125	°C

(1) If the logic signal driving  $\overline{\text{MR}}$  is less than V<sub>DD</sub>, then additional current flows into V<sub>DD</sub> and out of  $\overline{\text{MR}}$ . V<sub>MR</sub> should not be higher than V<sub>DD</sub>.



# 7.4 Thermal Information

		TPS3436-Q1	
	THERMAL METRIC <sup>(1)</sup>	DDF (SOT23-8)	UNIT
		8 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	175.3	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	94.7	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	92.4	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	8.4	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	91.9	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



## 7.5 Electrical Characteristics

At 1.04 V  $\leq$  V<sub>DD</sub>  $\leq$  6 V,  $\overline{MR}$  = Open,  $\overline{WDO}$  pull-up resistor (R<sub>pull-up</sub>) = 100 k $\Omega$  to VDD, output load (C<sub>LOAD</sub>) = 10 pF and over operating free-air temperature range –40°C to 125°C, unless otherwise noted. VDD ramp rate  $\leq$  1 V/µs. Typical values are at T<sub>A</sub> = 25°C

<u>. A</u> _0	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
соммс	ON PARAMETERS	-				
V <sub>DD</sub>	Input supply voltage	Active LOW output	1.04		6	V
1	Supply current into VDD pin <sup>(1)</sup>	$T_A = -40^{\circ}C$ to $85^{\circ}C$		0.25	0.8	
I <sub>DD</sub>				0.25	3	μA
V <sub>IL</sub>	Low level input voltage WD–EN, WDI, SETx, $\overline{\text{MR}}^{(3)}$				$0.3V_{DD}$	V
V <sub>IH</sub>	High level input voltage WD–EN, WDI, SETx, MR <sup>(3)</sup>		0.7V <sub>DD</sub>			V
R <sub>MR</sub>	Manual reset internal pull-up resistance			100		kΩ
WDO (O	pen-drain active-low)	-	- 1			
M	Low level output voltage	V <sub>DD</sub> =1.5 V I <sub>OUT(Sink)</sub> = 500 μA			300	mV
V <sub>OL</sub>		V <sub>DD</sub> = 3.3 V I <sub>OUT(Sink)</sub> = 2 mA			300	mv
I <sub>lkg(OD)</sub>	Open-Drain output leakage current	$V_{DD} = V_{PULLUP} = 6V$ $T_A = -40^{\circ}C$ to 85°C		10	30	nA
0( )		V <sub>DD</sub> = V <sub>PULLUP</sub> = 6V		10	60	nA
WDO (P	ush-pull active-low)		·			
V <sub>POR</sub>	Power on $\overline{\text{WDO}}$ voltage <sup>(5)</sup>	V <sub>OH(min)</sub> = 0.8 VDD I <sub>out (source)</sub> = 15 μA			900	mV
V <sub>OL</sub>	Low level output voltage	V <sub>DD</sub> = 1.5 V I <sub>OUT(Sink)</sub> = 500 μA			300	mV
VOL		V <sub>DD</sub> = 3.3 V I <sub>OUT(Sink)</sub> = 2 mA			300	IIIV
V <sub>OH</sub>		V <sub>DD</sub> = 1.8 V I <sub>OUT(Source)</sub> = 500 μA	0.8V <sub>DD</sub>			
	High level output voltage	V <sub>DD</sub> = 3.3 V I <sub>OUT(Source)</sub> = 500 μA	0.8V <sub>DD</sub>			V
		$V_{DD} = 6 V$ $I_{OUT(Source)} = 2 mA$	0.8V <sub>DD</sub>			

(1) If the logic signal driving  $\overline{MR}$  is less than  $V_{DD}$ , then additional current flows into  $V_{DD}$  and out of  $\overline{MR}$ .

(2)  $V_{POR}$  is the minimum  $V_{DD}$  voltage level for a controlled output state



# 7.6 Timing Requirements

At 1.04 V  $\leq$  V<sub>DD</sub>  $\leq$  6 V,  $\overline{MR}$  = Open,  $\overline{WDO}$  pull-up resistor (R<sub>pull-up</sub>) = 100 k $\Omega$  to VDD, output RESET / WDO load (C<sub>LOAD</sub>) = 10 pF and over operating free-air temperature range –40°C to 125°C, unless otherwise noted. VDD ramp rate  $\leq$  1 V/µs. Typical values are at T<sub>A</sub> = 25°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>MR_PW</sub>	MR pin pulse duration to assert output			100		ns
t <sub>P-WD</sub>	WDI pulse duration to start next frame <sup>(1)</sup>		500			ns
t <sub>HD-WDEN</sub>	WD–EN hold time to enable or disable WD operation <sup>(1)</sup>		200			μs
t <sub>HD-SETx</sub>	SETx hold time to change WD timer setting <sup>(1)</sup>		150			μs
		Orderable Option TPS3436xxB	0.8	1	1.2	
		Orderable Option TPS3436xxC	4	5	6	
		Orderable Option TPS3436xxD	9	10	11	
		Orderable Option TPS3436xxE	18	20	22	ms
		Orderable Option TPS3436xxF	45	50	55	
		Orderable Option TPS3436xxG	90	100	110	
t <sub>WC</sub>	Watchdog close window time period	Orderable Option TPS3436xxH	180	200	220	
		Orderable Option TPS3436xxI	0.9	1	1.1	
		Orderable Option TPS3436xxJ	1.26	1.4	1.54	
		Orderable Option TPS3436xxK	1.44	1.6	1.76	
		Orderable Option TPS3436xxL	9	10	11	S
		Orderable Option TPS3436xxM	45	50	55	
		Orderable Option TPS3436xxN	90	100	110	
t <sub>WO</sub>	Watchdog open window time period	SETx pin decide multipler <i>n</i>		(n-1) X t <sub>WC</sub>		ms

(1) Not production tested



# 7.7 Switching Characteristics

At 1.04 V  $\leq$  V<sub>DD</sub>  $\leq$  6 V,  $\overline{MR}$  = Open,  $\overline{WDO}$  pull-up resistor (R<sub>pull-up</sub>) = 100 k $\Omega$  to VDD, output RESET / WDO load (C<sub>LOAD</sub>) = 10 pF and over operating free-air temperature range –40°C to 125°C, unless otherwise noted. VDD ramp rate  $\leq$  1 V/µs. Typical values are at T<sub>A</sub> = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>STRT</sub>	Startup delay <sup>(1)</sup>	C <sub>CRST</sub> pin = Open or NC			500	μs
		Orderable part number TPS3436xA, TPS343xG		0		
SD Watchdo		Orderable part number TPS3436xB, TPS3436xH	180	200	220	ms
	Watchdog startup delay	Orderable part number TPS3436xC, TPS3436xI	450	500	550	
SD		Orderable part number TPS3436xD, TPS3436xJ	0.9	1	1.1	
		Orderable part number TPS3436xE, TPS3436xK	4.5	5	5.5	s
		Orderable part number TPS3436xF, TPS3436xL	9	10	11	
		Orderable part number TPS3436xxxxB	1.6	2	2.4	ms
		Orderable part number TPS3436xxxxC	9	10	11	ms
		Orderable part number TPS3436xxxxD	22.5	25	27.5	ms
	Watchdog assert time delay	Orderable part number TPS3436xxxxE	45	50	55	ms
WDO	watchuog assert time delay	Orderable part number TPS3436xxxxF	90	100	110	ms
		Orderable part number TPS3436xxxxG	180	200	220	ms
		Orderable part number TPS3436xxxxH	0.9	1	1.1	S
		Orderable part number TPS3436xxxxI	9	10	11	S
MR_WDO	Propagation delay from MR low to WDO assertion	V <sub>DD</sub> ≥ 1.25 V, MR = V <sub>MR_H</sub> to V <sub>MR_L</sub>		100		ns

(1) Specified by design parameter.



# 7.8 Timing Diagrams





Figure 7-1. Functional Timing Diagram



# 7.9 Typical Characteristics


all curves are taken at T<sub>A</sub> = 25°C (unless otherwise noted)





# 7.9 Typical Characteristics (continued)

all curves are taken at T<sub>A</sub> = 25°C (unless otherwise noted)






# 8 Detailed Description

# 8.1 Overview

The TPS3436-Q1 is a high-accuracy window watchdog timer device. The device family supports multiple features related to watchdog operation in a compact 8 pin SOT23 package. The devices are available in 3 different pinout configurations. Each pinout offers access to different features to meet the various application requirements. The device family is rated for -Q100 applications.

## 8.2 Functional Block Diagrams





## 8.3 Feature Description

#### 8.3.1 Window Watchdog Timer

The TPS3436-Q1 offers high precision window watchdog timer monitoring. The device is available in multiple pinout options A to C which support multiple features to meet ever expanding needs of various applications. Ensure a correct pinout is selected to meet the application needs.

The window watchdog is active when the VDD voltage is higher than the  $VDD_{MIN}$ ,  $\overline{MR}$  voltage is held higher than 0.7 x VDD and watchdog is enabled. TPS3436-Q1 family offers various startup time delay options to ensure enough time is available for the host to complete boot operation. Please refer *Section 8.3.1.4* section for additional details.

The window watchdog timer frame consists of two windows namely close window ( $t_{WC}$ ) followed by open window ( $t_{WO}$ ). The device monitors the WDI pin for falling edge. User is expected to provide a valid falling edge on WDI pin in the open window. Refer *Section 5* to arrive at the relevant close window and open window values needed for application. The timer value is reset when a valid falling edge is detected on WDI pin in the  $t_{WO}$  time duration. An early fault is reported if a WDI falling edge is detected in close window. A late fault is reported if WDI falling edge is not detected in both close and open window. The device asserts WDO output for time  $t_{WDO}$  in event of watchdog fault. Refer *Section 8.3.3* to arrive at the relevant  $t_{WDO}$  value needed for application.

Figure 8-4 shows the basic operation for window watchdog timer operation. The TPS3436-Q1 watchdog functionality supports multiple features. Details are available in following sub sections.




Figure 8-4. Window Watchdog Timer Operation

#### 8.3.1.1 t<sub>WC</sub> (Close Window) Timer

The window watchdog frame consists of two sub frames  $t_{WC}$  followed by  $t_{WO}$ . The host is not expected to drive valid WDI transition during  $t_{WC}$  time. A valid WDI transition during  $t_{WC}$  frame results in early fault condition and the WDO output is asserted. The  $t_{WC}$  timer for TPS3436-Q1 can be set using an external capacitor connected between CWD pin and GND pin. This feature is available with pinout options A or B. Applications which are space constrained or need timer values which meet offered timer options, can benefit when using pinout option C. The TPS3436-Q1 offers multiple fixed timer options ranging from 1 msec up-to 100 sec.

The TPS3436-Q1 when using capacitance based timer, senses the capacitance value during the power up. The capacitor is charged and discharged with known internal current source for one cycle to sense the capacitance value. The sensed value is used to arrive at  $t_{WC}$  timer for the watchdog operation. This unique implementation helps reduce the continuous charge and discharge current for the capacitor, thus reducing overall current consumption. Continuous charge and discharge of capacitance creates wider dead time (no watchdog monitor functionality) when capacitor is discharging. The dead time is higher for high value of capacitance. The unique implementation of TPS3436-Q1 helps avoid the dead time as the capacitance is not continuously charging or discharging under normal operation. Ensure  $C_{CWD}$  is < 200 x  $C_{CRST}$  for accurate calibration of capacitance. The close time window is decided based on SETx pin combination and the CWD capacitance. Table 8-1 to Table 8-2 highlights the relationship between  $t_{WC}$  in second and CWD capacitance in farad. The  $t_{WC}$  timer is 20% accurate for an ideal capacitor. Accuracy of the capacitance will have additional impact on the  $t_{WC}$  time. Ensure the capacitance meets the recommended operating range. Capacitance outside the recommended range can lead to incorrect operation of the device.



## Table 8-1. twc Equation 1 SET Pin (Pin Configuration A)

SET PIN VALUE	EQUATION
0	$t_{WC}$ (sec) = 79.2 x 10 <sup>6</sup> x C <sub>CWD</sub> (F)
1	t <sub>WC</sub> (sec) = 39.6 x 10 <sup>6</sup> x C <sub>CWD</sub> (F)

#### Table 8-2. two Equation 2 SET Pin, WD-EN Not Available (Pin Configuration B)

SET PIN VALUE	EQUATION			
00	$t_{WC} (sec) = 79.2 \times 10^6 \times C_{CWD} (F)$			
01	Watchdog disabled			
10	$t_{WC}$ (sec) = 39.6 x 10 <sup>6</sup> x C <sub>CWD</sub> (F)			
11	$t_{WC} (sec) = 9.9 \times 10^6 \times C_{CWD} (F)$			

The TPS3436-Q1 also offers wide selection of high accuracy fixed  $t_{WC}$  timer options starting from 1 msec to 100 sec including various industry standard values. The TPS3436-Q1 fixed time options are ±10% accurate for  $t_{WC} \ge 10$  msec. For  $t_{WC} < 10$  msec, the accuracy is ±20%.  $t_{WC}$  value relevant to application can be identified from the orderable part number. Refer Section 5 to identify mapping of orderable part number to  $t_{WC}$  value.

## 8.3.1.2 t<sub>WO</sub> (Open Window) Timer

The window watchdog frame consists of two sub frames  $t_{WC}$  followed by  $t_{WO}$ . The host is expected to drive valid WDI transition during  $t_{WO}$  time. A valid WDI transition before beginning of  $t_{WO}$  frame causes early fault condition. Failure to offer valid WDI transition during  $t_{WC}$  and  $t_{WO}$  frames results in late fault condition. When a fault condition is detected the WDO output is asserted.

The  $t_{WO}$  value is derived using  $t_{WC}$  value and the window open time ratio value *n*. Equation highlights the relationship between  $t_{WO}$  and  $t_{WC}$ . Refer Section 5 to select available ratio options.

$$t_{WO} = (n-1) \times t_{WC}$$
<sup>(1)</sup>

Each orderable can offer up to 3 ratio options based on the available SET pins. Refer Section 8.3.1.5 to identify mapping of ratio value to SET pin control. The maximum  $t_{WO}$  value is limited to 640 second. Ensure selected  $t_{WC}$  and ratio combination does not lead to  $t_{WO}$  value greater than 640 second.

## 8.3.1.3 Watchdog Enable Disable Operation

The TPS3436-Q1 supports watchdog enable or disable functionality. This functionality is critical for different use cases as listed below.

- Disable watchdog during firmware update to avoid host RESET.
- Disable watchdog during software step-by-step debug operation.
- Disable watchdog when performing critical task to avoid watchdog error interrupt.
- · Keep watchdog disabled until host boots up.

The TPS3436-Q1 supports watchdog enable or disable functionality through either WD-EN pin (pin configuration C) or SET[1:0] = 0b'01 (pin configuration B) logic combination. For a given pinout only one of these two methods is available for the user to disable watchdog operation.

For a pinout which offers a WD-EN pin, the watchdog enable disable functionality is controlled by the logic state of WD-EN pin. Drive WD-EN = 1 to enable the watchdog operation or drive WD-EN = 0 to disable the watchdog operation. The WD-EN pin can be toggled any time during the device operation. The Figure 8-5 diagram shows timing behavior with WD-EN pin control.






Figure 8-5. Watchdog Enable: WD-EN Pin Control

SET[1:0] = 0b'01 combination can be used to disable watchdog operation with a pinout which offers SET1 and SET0 pins, but does not include WD-EN pin. The SET pin logic states can be changed at any time during watchdog operation. Refer Section 8.3.1.5 section for additional details regarding SET[1:0] pin behavior.

Pinout options A, B offer watchdog timer control using a capacitance connected between CWD and GND pin. A capacitance value higher than recommended or connect to GND leads to watchdog functionality getting disabled. Capacitance based disable operation overrides the other two options mentioned above. Changing capacitance on the fly does not enable or disable watchdog operation. A power supply recycle is needed to detect change in capacitance.

Ongoing watchdog frame is terminated when watchdog is disabled. WDO stays deasserted when watchdog operation is disabled. When enabled the device immediately enters  $t_{WC}$  frame and start watchdog monitoring operation.

## 8.3.1.4 t<sub>SD</sub> Watchdog Start Up Delay

The TPS3436-Q1 supports watchdog startup delay feature. This feature is activated after power up or after WDO assert event. When  $t_{SD}$  frame is active, the device monitors the WDI pin but the WDO output is not asserted. This feature allows time for the host complete boot process before watchdog monitoring can take over. The start up delay helps avoid unexpected WDO assert events during boot. The  $t_{SD}$  time is predetermined based on the device part number selected. Refer *Section 5* section for details to map the part number to  $t_{SD}$  time. Pinout option A, B are available only in no delay or 10 sec start up delay options.

The  $t_{SD}$  frame is complete when the time duration selected for  $t_{SD}$  is over or host provides a valid transition on the WDI pin. The host must provide a valid transition on the WDI pin during  $t_{SD}$  time. The device exits the  $t_{SD}$  frame and enters watchdog monitoring phase after valid WDI transition. Failure to provide valid transition on WDI pin triggers the watchdog error by asserting the WDO output pin.

The t<sub>SD</sub> frame is not initiated when the watchdog functionality is enabled using WD-EN pin or SET[1:0] pin combination as described in *Section 8.3.1.3* section.

Figure 8-6 shows the operation for  $t_{SD}$  time frame.






Figure 8-6. t<sub>SD</sub> Frame Behavior

## 8.3.1.5 SET Pin Behavior

The TPS3436-Q1 offers one or two SET pins based on the pinout option selected. SET pins offer flexibility to the user to program the  $t_{WO}$  timer on the fly to meet various application requirements. Typical use cases where SET pin can be used are

- Use wide open window timer when host is in sleep mode, change to small timeout operation when host is operational. Watchdog can be used to wake up the host after long duration to perform the application related activities before going back to sleep.
- Change to wide open window timer when performing system critical tasks to ensure watchdog does not interrupt the critical task. Change timer to application specified interval after the critical task is complete.

The  $t_{WO}$  timer value for the device is combination of  $t_{WC}$  timer selection based on the CWD pin or fixed timer value along with SET pin logic level. The  $t_{WC}$  timer value is decided based on the Watchdog Close Time selector in the *Section 5* section. The SET pin logic level is decoded during the device power up. The SET pin value can be changed any time during the operation. SETx pin change which leads to change of watchdog timer value or enable disable state, terminates the ongoing watchdog frame immediately. SETx pins can be updated when WDO output is asserted as well. The updated  $t_{WO}$  timer value will be applied after output is deasserted and the  $t_{SD}$  timer is over or terminated.

For a pinout which offers only SET0 pin to the user, the  $t_{WO}$  ratio value is decided based on the Watchdog Open Time Ratio selector field in the orderable part number. Refer Section 5 for available options. Table 8-3 showcases an example of the  $t_{WO}$  values for different SET0 logic levels when using Watchdog Close Time setting as option D = 10 msec.

Watchdog Open Time Ratio Selection	t <sub>wo</sub>					
Watchuog Open Time Natio Selection	SET0 = 0	SET0 = 1				
A	10 msec	30 msec				
В	30 msec	70 msec				
С	70 msec	150 msec				
D	150 msec	310 msec				
E	310 msec	630 msec				
F	630 msec	1270 msec				

Table 8-3. t<sub>WO</sub> Values with SET0 Pin Only (Pin Configuration A)

Pinout which offer both SET0 & SET1 pins to the user, the  $t_{WO}$  ratio value is decided based on the Watchdog Open Time Ratio selector field in the orderable part number. Refer Section 5 for available options. Two SETx pins offer 3 different time scaling options. The SET[1:0] = 0b'01 combination disables the watchdog operation.



Table 8-4 showcases an example of the  $t_{WO}$  values for different SET[1:0] logic levels when using Watchdog Close Time setting as option G = 100 msec. The package pin out selected does not offer WD-EN pin.

Watchdog Open Time	two							
Ratio selection	SET[1:0] = 0b'00	SET[1:0] = 0b'01	SET[1:0] = 0b'10	SET[1:0] = 0b'11				
A	100 msec	Watchdog disable	300 msec	1500 msec				
В	300 msec	Watchdog disable	700 msec	3100 msec				
С	700 msec	Watchdog disable	1500 msec	6300 msec				
D	1500 msec	Watchdog disable	3100 msec	12700 msec				
E	3100 msec	Watchdog disable	6300 msec	25500 msec				
F	6300 msec	Watchdog disable	12700 msec	51100 msec				

## Table 8-4. t<sub>WO</sub> Values with SET0 & SET1 Pins, WD-EN Pin Not Available (Pin Configuration B)

1. Example for Watchdog Close Time setting = 100 msec.

Selected pinout option can offer WD-EN pin along with SET[1:0] pins (Pin Configuration C). With this pinout, the WD-EN pin controls watchdog enable and disable operation. The SET[1:0] = 0b'01 combination operates as SET[1:0] = 0b'00.

Ensure the  $t_{WO}$  value with SETx ratio does not exceed 640 sec. If a selection of close window timer and ratio results in  $t_{WO}$  > 640 sec, the timer value will be restricted to 640 sec.

Figure 8-7 to Figure 8-9 show the timing behavior with respect to SETx status changes.






Figure 8-7. Watchdog Behavior with SETx Pin Status



#### SET Pin (2 Pins) Operation; WD\_EN Pin Not Available




#### SET Pin (2 Pins) Operation; WD\_EN Available = 1



 $t_{WC}$  = Fixed based on OPN or programmable using capacitor *x*, *y*, *z* = Fixed based on ratio chosen

## Figure 8-8. Watchdog Operation with 2 SET Pins



 ${\rm t}_{\rm WC}$  = Fixed based on OPN or programmable using capacitor X, y = Fixed based on ratio chosen

## Figure 8-9. Watchdog Operation with 1 SET Pin



#### 8.3.2 Manual RESET

The TPS3436-Q1 supports manual reset functionality using  $\overline{MR}$  pin.  $\overline{MR}$  pin when driven with voltage lower than 0.3 x VDD, asserts the WDO output. The  $\overline{MR}$  pin has 100 k $\Omega$  pull up to VDD. The  $\overline{MR}$  pin can be left floating. The internal pull up makes sure the output is not asserted due to  $\overline{MR}$  pin trigger.

The output is deasserted after MR pin voltage rises above 0.7 x VDD voltage. Refer Figure 8-10 for more details.




Figure 8-10. MR Pin Response



### 8.3.3 WDO Output

The TPS3436-Q1 device offers WDO output pin. WDO output is asserted when  $\overline{MR}$  pin voltage is lower than 0.3 X VDD or watchdog timer error is detected.

The output will be asserted for  $t_{WDO}$  time when any relevant events described above are detected, except for  $\overline{MR}$  event. The time  $t_{WDO}$  can be programmed by connecting a capacitor between CRST pin and GND or device will assert  $t_{WDO}$  for fixed time duration as selected by orderable part number. Refer *Section 5* section for all available options.

Equation 2 describes the relationship between capacitor value and the time t<sub>WDO</sub>. Ensure the capacitance meets the recommended operating range. Capacitance outside the recommended range can lead to incorrect operation of the device.

$$t_{WDO}$$
 (sec) = 4.95 x 10<sup>6</sup> x C<sub>CRST</sub> (F)

(2)

TPS3436-Q1 also offers a unique option of latched output. An orderable with latched output will hold the output in asserted state indefinitely until the device is power cycled or the error condition is addressed. If the output is latched due to  $\overline{\text{MR}}$  pin low voltage, the output latch will be released when  $\overline{\text{MR}}$  pin voltage rises above 0.7 x V<sub>DD</sub> level. If the output is latched due to watchdog timer error, the output latch will be released when a WDI negative edge is detected or the device is shutdown and powered up again. Figure 8-11 shows timing behavior of the device with latched output configuration.




Figure 8-11. Output Latch Timing Behavior



# 8.4 Device Functional Modes

Table 8-5 summarizes the functional modes of the TPS3436-Q1.

#### Table 8-5. Device Functional Modes

VDD	WATCHDOG STATUS	WDI	WDO
V <sub>DD</sub> < V <sub>POR</sub>	Not Applicable	_	Undefined
$V_{POR} \le V_{DD} < V_{DDmin}$	Not Applicable	Ignored	High
	Disabled	Ignored	High
N SV	Enabled	$t_{WC(max)} \le t_{pulse}$ <sup>1</sup> $\le t_{WC(max)} + t_{WO(min)}$	High
V <sub>DD</sub> ≥ V <sub>DDmin</sub>	Enabled	$t_{WC(max)} > t_{pulse}$ <sup>1</sup>	Low
	Enabled	$t_{WC(max)} + t_{WO(max)} < t_{pulse}$ <sup>1</sup>	Low

(1) Where  $t_{pulse}$  is the time between falling edges on WDI.



(3)

## **9** Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 9.1 Application Information

The following sections describe in detail proper device implementation, depending on the final application requirements.

#### 9.1.1 Output Assert Delay

The TPS3436-Q1 features two options for setting the output assert delay ( $t_{WDO}$ ): using a fixed timing and programming the timing through an external capacitor.

#### 9.1.1.1 Factory-Programmed Output Assert Delay Timing

Fixed output assert delay timings are available using pinout C . Using these timings enables a high-precision, 10% accurate output assert delay timing.

#### 9.1.1.2 Adjustable Capacitor Timing

The TPS3436-Q1 also utilizes a programmable output assert delay, using a precision current source to charge an external capacitor upon device startup. The typical delay time resulting from a given external capacitance on the CRST pin can be calculated by Equation 3, where  $t_{WDO}$  is the output assert delay time in seconds and  $C_{CRST}$  is the capacitance in microfarads.

 $t_{WDO}$  (sec) = 4.95 × 10<sup>6</sup> × C<sub>CRST</sub> (F)

Note that in order to minimize the difference between the calculated output assert delay time and the actual output assert delay time, use a high-quality ceramic dielectric COG, X5R, or X7R capacitor and minimize parasitic board capacitance around this pin. Table 9-1 lists the output assert delay time for ideal capacitor values.

C <sub>CRST</sub>		UNIT		
	MIN <sup>(1)</sup>	ТҮР	MAX <sup>(1)</sup>	
10 nF	39.6	49.5	59.4	ms
100 nF	396	495	594	ms
1 µF	3960	4950	5940	ms

 Table 9-1. Output Assert Delay Time for Common Ideal Capacitor Values

(1) Minimum and maximum values are calculated using ideal capacitors.

#### 9.1.2 Watchdog Window Functionality

The TPS3436-Q1 features two options for setting the close window watchdog timer ( $t_{WC}$ ): using a fixed timing and programming the timing through an external capacitor.

#### 9.1.2.1 Factory-Programmed Timing Options

Fixed watchdog timeout options are available using pinout C. Using these timings enables a high-precision, 10% accurate watchdog timer t<sub>WC</sub>.

### 9.1.2.2 Adjustable Capacitor Timing

Adjustable  $t_{WC}$  timing is achievable by connecting a capacitor to the CWD pin. If this method is used, please consult Table 8-1 to Table 8-2 for equations to calculate typical  $t_{WC}$  values using ideal capacitors as the effect




of  $C_{CWD}$  depends on the SETx pin values. Capacitor tolerances cause the actual device timing to vary such that the minimum of  $t_{WC}$  can decrease and the maximum of  $t_{WC}$  can increase by the capacitor tolerance. For the most accurate timing, use ceramic capacitors with COG dielectric material.

## 9.2 Typical Applications

### 9.2.1 Design 1: Monitoring a Microcontroller Watchdog During Operational and Sleep Modes

The TPS3436-Q1 can utilize high-accuracy voltage monitoring and on-the-fly SETx assigning to monitor a microcontroller that has both an operational and sleep mode.



Copyright © 2023, Texas Instruments Incorporated

## Figure 9-1. Microcontroller Window Watchdog Monitoring with Sleep Watchdog Mode

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
Window Close Time During Operation	Typical $t_{WC}$ of 50 ms during operation	Typical t <sub>WC</sub> of 50ms
Window Open Time During Operation	Typical t <sub>WO</sub> of 1.4 s during operation	Typical t <sub>WO</sub> of 1.55 s
Window Close Time During Sleep	Typical $t_{WC}$ of 50 ms during sleep	Typical t <sub>WC</sub> of 50ms
Window Open Time During Sleep	Typical $t_{WO}$ of 12 s during sleep	Typical t <sub>WO</sub> of 12.75 s
Output Assert Delay	Typical t <sub>WDO</sub> of 200 ms	Typical t <sub>WDO</sub> of 200 ms
Output logic voltage	Open-drain	Open-drain
Maximum device current consumption	20 µA	250 nA typical current consumption

#### 9.2.1.1 Design Requirements

## 9.2.1.2 Detailed Design Procedure

#### 9.2.1.2.1 Determining Window Timings During Operation and Sleep Modes

The TPS3436-Q1 allows for precise 10% accurate watchdog timings. This application requires two different window timings in order to maximize power efficiency: one for the microcontroller's operational state and one for its sleep state. To achieve this, the host can reassign the SETx pins when it transitions between states. A window close time,  $t_{WC}$ , of 50 ms typical is chosen because of the application's 50 ms typical  $t_{WC}$  requirement. The application requires a typical watchdog open time,  $t_{WO}$ , of 1.4 s during operation and a  $t_{WO}$  of 12 s during sleep. Thus, the possible variant options are narrowed to TPS3436xxFExDDFRQ1.

## 9.2.1.2.2 Meeting the Output Assert Delay

The TPS3436-Q1 features two options for selecting reset delays: fixed delays and capacitor-programmable delays. The TPS3436-Q1 supports only fixed watchdog timings and fixed output assert delays or programmable watchdog timings and programmable output assert delays. The application requires a 200 ms minimum output assert delay, thus output assert delay option G is used. Because of these requirements and no need for a startup delay, the TPS3436CAFEGDDFRQ1 is used.



#### 9.2.1.2.3 Calculating the WDO Pullup Resistor

The TPS3436-Q1 uses an open-drain configuration for the WDO circuit, as shown in Figure 9-2. When the FET is off, the resistor pulls the drain of the transistor to VDD and when the FET is turned on, the FET attempts to pull the drain to ground, thus creating an effective resistor divider. The resistors in this divider must be chosen to ensure that  $V_{OL}$  is below its maximum value. To choose the proper pullup resistor, there are three key specifications to keep in mind: the pullup voltage ( $V_{PU}$ ), the recommended maximum WDO pin current ( $I_{RST}$ ), and  $V_{OL}$ . The maximum  $V_{OL}$  is 0.3 V, meaning that the effective resistor divider created must be able to bring the voltage on the reset pin below 0.3 V with  $I_{RST}$  kept below 2 mA for  $V_{DD} \ge 3$  V and 500 µA for  $V_{DD} = 1.5$  V. For this example, with a  $V_{PU} = V_{DD} = 1.5$  V, a resistor must be chosen to keep  $I_{RST}$  below 500 µA because this value is the maximum consumption current allowed. To ensure this specification is met, a pullup resistor value of 10 k $\Omega$  was selected, which sinks a maximum of 180 µA when WDO is asserted.




Figure 9-2. Open-Drain RESET Configuration

## 9.3 Power Supply Recommendations

This device is designed to operate from an input supply with a voltage range between 1.04 V and 6 V. An input supply capacitor is not required for this device; however, if the input supply is noisy, then good analog practice is to place a 0.1-µF capacitor between the VDD pin and the GND pin.

## 9.4 Layout


#### 9.4.1 Layout Guidelines

Make sure that the connection to the VDD pin is low impedance. Good analog design practice recommends placing a 0.1- $\mu$ F ceramic capacitor as near as possible to the VDD pin. If a capacitor is not connected to the CRST pin, then minimize parasitic capacitance on this pin so the WDO delay time is not adversely affected.

- Make sure that the connection to the VDD pin is low impedance. Good analog design practice is to place a 0.1-µF ceramic capacitor as near as possible to the VDD pin.
- Place C<sub>CRST</sub> capacitor as close as possible to the CRST pin.
- Place C<sub>CWD</sub> capacitor as close as possible to the CWD pin.
- Place the pullup resistor on the WDO pin as close to the pin as possible.



## 9.4.2 Layout Example



Copyright © 2023, Texas Instruments Incorporated

Figure 9-3. Typical Layout for the Pinout C of TPS3436-Q1



# **10 Device and Documentation Support**

# **10.1 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **10.2 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.



# 10.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## **10.4 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 10.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TPS3436BDADADDFRQ1	Active	Production	SOT-23-THIN (DDF)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	NLHOQ
TPS3436BDADADDFRQ1.A	Active	Production	SOT-23-THIN (DDF)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-45 to 125	NLHOQ
TPS3436BFACADDFRQ1	Active	Production	SOT-23-THIN (DDF)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-45 to 125	NLHOI
TPS3436BFACADDFRQ1.A	Active	Production	SOT-23-THIN (DDF)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-45 to 125	NLHOI
TPS3436CCCBGDDFRQ1	Active	Production	SOT-23-THIN (DDF)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	NLHOF
TPS3436CCCBGDDFRQ1.A	Active	Production	SOT-23-THIN (DDF)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-45 to 125	NLHOF

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

23-May-2025



Texas

STRUMENTS

# TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3436BDADADDFRQ1	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3436BFACADDFRQ1	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3436CCCBGDDFRQ1	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



www.ti.com

# PACKAGE MATERIALS INFORMATION

18-Nov-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3436BDADADDFRQ1	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TPS3436BFACADDFRQ1	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TPS3436CCCBGDDFRQ1	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0

# **DDF0008A**



# **PACKAGE OUTLINE**

# SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.



# **DDF0008A**

# **EXAMPLE BOARD LAYOUT**

# SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **DDF0008A**

# **EXAMPLE STENCIL DESIGN**

# SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



<sup>6.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



<sup>7.</sup> Board assembly site may have different recommendations for stencil design.

# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated