


Colibri iMX6

HW Datasheet



Revision History

Document Revisions

Date	Doc. Revision	Product Version	Changes
02-Jun-2014	Rev. 0.9	V1.0	Initial Release: Preliminary version
02-Jun-2014	Rev. 0.91	V1.0	Minor changes
03-Sep-2014	Rev. 0.92	V1.0	Update module picture on front page. Corrections in description of Section 6 .
14-Oct-2014	Rev. 0.93	V1.0	Quad and Dual words referring to i.MX6 processor variants have been deleted from datasheet. Updated Figure 1 .
18-Nov-2014	Rev. 0.94	V1.0	Section 8.6 : renamed and updated. Additional information to RTC added Section 8.2 . Add information to PMIC shutdown issue Section 7 .
13-Jan-2015	Rev. 0.95	V1.0	Remove LVDS interface in Table 5 .
06-May-2015	Rev. 0.96	V1.0	Additional information to Section 6 . Numbering of sections corrected (several section number appeared multiple).
25-Sep-2015	Rev. 1.0	V1.0	Remove assembly versions in revision history.
18-Jan-2016	Rev. 1.1	V1.0	Section 5.10 : Correction in Table 23 , DDC I2C signals available on the HDMI FFC Connector (X2). Section 5.10.1 : minor correction. Section 6 : minor correction, updated Figure 7 .
31-Mar-2016	Rev. 1.2	V1.0	Section 7 : add information to nRESET_OUT issue. Section 4.3 : add additional information to pin reset state. Section 5.12 : add information to SPI signal directions. Minor changes.
15-Jun-2016	Rev. 1.3	V1.0	Section 5.12 : correction of maximum SPI clock speed. Section 7 : Move known issues to a separate errata document.
14-Feb-2017	Rev. 1.4	V1.0	Section 1.6 : Updated web-links. Section 1.6.6 : Updated heading. Section 8.4.1 : Updated web-links.
24-Apr-2017	Rev. 1.5	V1.1	Update document for module version V1.1: Section 3.2.1 , Section 4.1 , Section 5.1.3 , Section 5.11 , Section 5.28 , and Section 6 . Add remark to eMMC flash endurance in Section 1.4.2 . Minor changes.
09-May-2017	Rev. 1.6	V1.1	Remove recovery function from SODIMM pin 35: Section 3.2.1 , Section 4.1 , Section 5.11 , and Section 6 .
29-May-2018	Rev. 1.7	V1.1	Added Power measurements Section 8.3 .
15-Oct-2018	Rev. 1.8	V1.1	Section 3.1 : Update information regarding FFC connector. Section 5.17.1 : Correct I2S Slave pins. Section 5.17.2 : Correct AC'97 pins. Section 8.4 : Add mechanical position of FFC. Minor Changes.
09-May-2019	Rev. 1.9	V1.1	Section 5.15 : Added information for UHS-I 1.8V mode. Section 8.3 : Added missing power consumption values.

Continued on next page

Document Revisions (Continued)

Date	Doc. Revision	Product Version	Changes
27-Sep-2022	Rev. 1.10	V1.1	<p> Section 1.1: Added purpose of the document. Section 1.4.1: Updated SoC part number. Section 5.1.3: Clarified reset behavior. Section 8.2: Renamed to "Recommended Operation Conditions". Section 8.3: Created Section and clarified module power consumption. Updated email and main office addresses. </p>
09-May-2024	Rev. 2.0	V1.1	<p> Table 7: Correct pin names, and remove Non i.MX6 Ball Names column. Table 9: Fix name of the table. Table 10: Fix DSE information and the name of the table. Table 11: Fix i.MX6 Ball Names, ALT0 Names, ALT1 Names, ALT2 Names, ALT4 Names, and ALT7 Names. Fix Colibri Signal Names on Table 15, Table 28, Table 29, Table 33. Fix i.MX6 Ball Names on Table 17, Table 18, Table 21, Table 25, and Table 34. Fix Colibri Signal Names and i.MX6 Ball Names on Table 22, Table 23, Table 31, Table 32, Table 35, Table 38, Table 39, Table 40, Table 41, Table 44, Table 45, Table 46, Table 48, Table 52, Table 53, Table 54, Table 57, Table 58, Table 59, Table 61, Table 62, Table 63, Table 64, and Table 66. Fix Colibri Signal Names, i.MX6 Ball Names, and table heading on Table 6, Table 19, and Table 20. Fix Colibri Signal Names, i.MX6 Ball Names, and i.MX6 Port Names on Table 26, Table 27, Table 30, and Table 65. Fix i.MX6 Port Names and add i.MX6 Ball Names on Table 49, Table 50, and Table 51. Table 56: Fix Colibri Signal Names and STMPE811 Pin Names. Minor changes </p>

Contents

1	Introduction	5
1.1	Purpose of the Datasheet	5
1.2	Hardware	5
1.3	Software	5
1.4	Main Features	5
1.4.1	CPU	5
1.4.2	Memory	6
1.4.3	Interfaces	6
1.4.4	Graphics Processing Unit	7
1.4.5	HD Video Decode	7
1.4.6	HD Video Encode	8
1.4.7	Supported Operating Systems	8
1.5	Interface Overview	8
1.6	Reference Documents	9
1.6.1	Freescale i.MX 6	9
1.6.2	Ethernet Transceiver	9
1.6.3	Audio Codec	10
1.6.4	Touch Screen Controller / ADC	10
1.6.5	Toradex Developer Centre	10
1.6.6	Colibri Carrier Board Schematics	10
1.6.7	Toradex Pinout Designer	10
2	Architecture Overview	11
2.1	Block Diagram	11
3	Colibri iMX6 Connectors	11
3.1	Physical Locations	11
3.2	Assignment	12
3.2.1	SODIMM 200	12
3.2.2	HDMI FFC	18
4	I/O Pins	19
4.1	Function Multiplexing	19
4.2	Pin Control	21
4.3	Pin Reset State	22
4.4	Functions List	22
4.4.1	SODIMM 200	23
5	Interface Description	31
5.1	Power Signals	31
5.1.1	Digital Supply	31
5.1.2	Analog Supply	31
5.1.3	Power Management Signals	31
5.2	GPIOs	32
5.2.1	Wakeup Source	32
5.3	Ethernet	32
5.4	USB	33
5.4.1	USB Data Signal	33
5.4.2	USB Control Signals	33
5.5	Display	34
5.5.1	Parallel RGB LCD interface	34
5.5.2	LVDS	36
5.5.3	HDMI	36
5.5.4	Analog VGA	37
5.5.5	DDC (Display Data Channel)	37
5.5.6	Display Serial Interface (DSI)	38

5.6	PCI Express	38
5.7	SATA	38
5.8	IDE	38
5.9	External Memory Bus	38
5.9.1	Non-Multiplexed Mode	38
5.9.2	Multiplexed Mode	39
5.9.3	Memory Bus Signals	39
5.10	I ² C	41
5.10.1	Real-Time Clock (RTC) recommendation	43
5.11	UART	43
5.12	SPI	45
5.13	PWM (Pulse Width Modulation)	48
5.14	OWR (One Wire)	49
5.15	SD/MMC	49
5.16	Analogue Audio	51
5.17	Audio Codec Interface	52
5.17.1	Digital Audio Port used as I ² S	53
5.17.2	Digital Audio Port used as AC'97	54
5.18	Enhanced Serial Audio Interface (ESAI)	55
5.19	S/PDIF (Sony-Philips Digital Interface I/O)	55
5.20	Touch Panel Interface	56
5.21	Analogue Inputs	56
5.22	Camera Interface	57
5.22.1	Parallel Camera Interface	57
5.22.2	Camera Serial Interface (MIPI/CSI-2)	61
5.23	Clock Output	61
5.24	Keypad	61
5.25	Controller Area Network (CAN)	62
5.26	NAND	63
5.27	Media Local Bus (MLB150)	64
5.28	JTAG	64
6	Recovery Mode	65
7	Known Issues	65
8	Technical Specifications	66
8.1	Absolute Maximum Ratings	66
8.2	Recommended Operation Conditions	66
8.3	Power Consumption	66
8.4	Mechanical Characteristics	67
8.4.1	Sockets for the Colibri Modules	67
8.5	Thermal Specification	68
8.6	Product Compliance	68

1 Introduction

1.1 Purpose of the Datasheet

The datasheet represents the hardware capabilities of the Colibri iMX6 module. For information on the actual features supported by software, please refer to the relevant SoM product page on the Toradex website <https://developer.toradex.com/hardware/colibri-som-family/modules/colibri-imx6>.

1.2 Hardware

The Colibri iMX6 is a computer module based on the Freescale® i.MX 6 embedded System-on-Chip (SoC). The SoC features a scalable multicore ARM®Cortex®A9 processor with one to four cores, depending on the version. The module delivers high CPU and graphical performance with minimum power consumption.

The Colibri iMX6 incorporates DVFS (Dynamic Voltage and Frequency Scaling) and Thermal Throttling which enables the system to continuously adjust operating frequency and voltage in response to changes in workload and temperature to achieve the best performance with the lowest power consumption. The module is also available in an industrial temperature range (-40°C to 85°C) variant.

The module targets a wide range of applications, including: Digital Signage, Medical Devices, Navigation, Industrial Automation, HMIs, Avionics, Entertainment system, POS, Data Acquisition, Thin Clients, Robotics, Gaming and much more.

It offers a wide range of interfaces from simple GPIOs, industry standard I2C, SPI, CAN, and UART buses through to high speed USB 2.0 interfaces and a 16/32bit external memory bus (parallel bus). The HDMI interface makes it very easy to connect large, full HD resolution displays.

The Colibri iMX6 module encapsulates the complexity associated with modern day electronic design, such as high speed impedance controlled layouts with high component density utilising blind and buried via technology. This allows the customer to create a carrier board which implements the application specific electronics generally being much less complicated. The module is compatible with the wide range of other computer modules within the Colibri family. This allows the customer to scale their product without the need to build different carrier boards for each project.

1.3 Software

The Colibri iMX6 comes with a core runtime licence for Windows Embedded Compact 2013. Windows Embedded Compact 7 and Embedded Linux images are also available. Toradex works with partners to support additional Operating Systems.

1.4 Main Features

1.4.1 CPU

Table 1: CPU Features

	Colibri iMX6DL 512MB	Colibri iMX6DL 512MB IT	Colibri iMX6S 256MB	Colibri iMX6S 256MB IT
Freescale SoC	MCIMX6U5DVM10Ax	MCIMX6U7CVM08Ax	MCIMX6S5DVM10Ax	MCIMX6S7CVM08Ax
SoC Family	i.MX 6 DualLite	i.MX 6 DualLite	i.MX 6 Solo	i.MX 6 Solo
CPU Cores	2	2	1	1
L1 Instruction Cache (each core)	32 KByte	32 KByte	32 KByte	32 KByte
L1 Data Cache (each core)	32 KByte	32 KByte	32 KByte	32 KByte

Continued on next page

Table 1: CPU Features (Continued)

	Colibri iMX6DL 512MB	Colibri iMX6DL 512MB IT	Colibri iMX6S 256MB	Colibri iMX6S 256MB IT
L2 Cache (shared by cores)	512 KB	512 KB	512 KB	512 KB
NEON MPE	✓	✓	✓	✓
Maximum CPU frequency	996 MHz	792 MHz	996 MHz	792 MHz
ARM TrustZone	✓	✓	✓	✓
Advanced High Assurance Boot	✓	✓	✓	✓
Cryptographic Acceleration and Assurance Module	✓	✓	✓	✓
Secure Real-Time Clock	✓	✓	✓	✓
Secure JTAG Controller	✓	✓	✓	✓

1.4.2 Memory

Table 2: Memory Features

	Colibri iMX6DL 512MB	Colibri iMX6DL 512MB IT	Colibri iMX6S 256MB	Colibri iMX6S 256MB IT
DDR3 RAM Size	512 MByte	512 MByte	256 MByte	256 MByte
DDR3 RAM Speed	800 MT/s	800 MT/s	800 MT/s	800 MT/s
DDR3 RAM Memory Width	64 bit	64 bit	32 bit	32 bit
eMMC NAND Flash* (8bit)	4 GByte	4 GByte	4 GByte	4 GByte

* eMMC is based on MLC NAND flash memory. As with all flash memories, the write endurance is limited. Extensive writing to the memory can wear out the memory cell. The wear levelling in the eMMC controller makes sure the cells are getting worn out evenly. More information can be found here <http://developer.toradex.com/knowledge-base/flash-memory> and here https://en.wikipedia.org/wiki/Flash_memory#Write_endurance.

1.4.3 Interfaces

Table 3: SoM Interfaces

	Colibri iMX6DL 512MB	Colibri iMX6DL 512MB IT	Colibri iMX6S 256MB	Colibri iMX6S 256MB IT
LCD RGB (24bit, 225 Mpixel/s)	1+1*	1+1*	1+1*	1+1*
HDMI 1.4a (266Mpixel/s)	1	1	1	1
VGA Analogue Video	-	-	-	-
Resistive Touch Screen	4 Wire	4 Wire	4 Wire	4 Wire
Analogue Audio Headphone out	1 (Stereo)	1 (Stereo)	1 (Stereo)	1 (Stereo)
Analogue Audio Line in	1 (Stereo)	1 (Stereo)	1 (Stereo)	1 (Stereo)
Analogue Audio Mic in	1 (Mono)	1 (Mono)	1 (Mono)	1 (Mono)
SSI (AC97/I ² S)	4*	4*	4*	4*
ESAI	1*	1*	1*	1*
S/PDIF	1* in / 1 out	1* in / 1 out	1* in / 1 out	1* in / 1 out
Parallel Camera Interface	1+1*	1+1*	1+1*	1+1*
I2C	1+2*	1+2*	1+2*	1+2*

Continued on next page

Table 3: SoM Interfaces (Continued)

	Colibri iMX6DL 512MB	Colibri iMX6DL 512MB IT	Colibri iMX6S 256MB	Colibri iMX6S 256MB IT
SPI	1+3*	1+3*	1+3*	1+3*
UART	3+2*	3+2*	3+2*	3+2*
SD/SDIO/MMC	1+2*	1+2*	1+2*	1+2*
GPIO	Up to 154	Up to 154	Up to 154	Up to 154
USB 2.0 OTG (host/device)	1	1	1	1
USB 2.0 host	1	1	1	1
10/100 MBit/s Ethernet	1 (IEEE 1588)	1 (IEEE 1588)	1 (IEEE 1588)	1 (IEEE 1588)
PWM	4	4	4	4
Analogue Inputs	4	4	4	4
CAN	2*	2*	2*	2*
MLB	1*	-	1*	-
8bit NAND Interface	1*	1*	1*	1*
External Memory Bus	16bit / 32bit*	16bit / 32bit*	16bit / 32bit*	16bit / 32bit*

* These interfaces are available on pins that are not defined as standard interfaces in the Colibri architecture. They are alternate functions for pins which provide primary interfaces. There are restrictions on using different interfaces simultaneously, please check the available alternate functions to understand any constraints. For more information, please check also the list in [Section 1.5](#) and the description of the associated interface in [Section 5](#).

1.4.4 Graphics Processing Unit

Table 4: GPU Features

	Colibri iMX6DL 512MB	Colibri iMX6DL 512MB IT	Colibri iMX6S 256MB	Colibri iMX6S 256MB IT
Independent Image Processing Units	1	1	1	1
OpenGL® ES 2.0 (532 M pixel/s)	✓	✓	✓	✓
Number of OpenGL® Shaders	1	1	1	1
Dedicated OpenVG 1.1 accelerator				
OpenVG 1.1	✓	✓	✓	✓
Windows Direct3D	✓	✓	✓	✓
OpenCL EP				
16x Line Anti-aliasing	✓	✓	✓	✓
8K x 8K texture and 8K x 8K rendering target	✓	✓	✓	✓
Ultra-threaded, unified vertex and fragment shaders	✓	✓	✓	✓

1.4.5 HD Video Decode

✓ MPEG-2 (Main, High Profile) – 1080p30, 720p60, (50Mbps)

✓ MPEG4/XviD (Simple, Advanced Simple Profile) – 1080p30 (40Mbps)

✓ H.263 (P0/P3) – 16CIF(1408×1152) 30fps (20Mbps)

- ✓ H.264 (Constrained Baseline, Baseline, Main, High Profile) – 1080p30, 720p60, (50Mbps)
- ✓ H.264-MVC (Baseline, Main, High Profile) – 720p60
- ✓ VC1 (Simple, Main, Advanced Profile) – 1080p30 (45Mbps)
- ✓ RV (8/9/10) – 1080p30 (40Mbps)
- ✓ DivX (3/4/5/6) – 1080p30 (40Mbps)
- ✓ On2 VP6/VP8 – 720p30 (20Mbps)
- ✓ AVS Jizhun – 1080p30 (40Mbps)
- ✓ MJPEG (Baseline) – 8192×8192 (120MPixel/s)

1.4.6 HD Video Encode

- ✓ MPEG4 (Simple Profile) – 720p30 (12Mbps)
- ✓ H.263 (P0/P3) – 4CIF(704×576) 30fps (8Mbps)
- ✓ H.264 (Constrained Baseline, Baseline Profile) – 1080p30, (14Mbps)
- ✓ MJPEG (Baseline) – 8192×8192 (160MPixel/s)

1.4.7 Supported Operating Systems

- ✓ Windows Embedded Compact 7
- ✓ Windows Embedded Compact 2013
- ✓ Embedded Linux
- ✓ Contact Toradex for Android
- ✓ Other operating systems are available through Toradex partners

1.5 Interface Overview

The [Table 5](#) shows the interfaces that are supported on the Colibri iMX6 module, and whether an interface is provided as a standard (primary) function or as an alternate function. The UART interface is an example of an interface that makes use of standard and alternate functions – three UART interfaces are provided as standard functions which are compatible with other Colibri modules while an additional two interfaces are available as alternate functions. Using alternate function UART interfaces limits the compatibility with other Colibri modules. The alternate function of a pin can only be used if the standard function is not used. Check [Section 4.4](#) for a list of all alternate functions of the SODIMM pins.

Table 5: Colibri iMX6 Module Interfaces

Feature	Total	Standard	Alternate Function
4 Wire Resistive Touch	1	1	
Analogue Inputs	4	4	
Analogue Audio (Line in/out, Mic in)	1	1	

Continued on next page

Table 5: Colibri iMX6 Module Interfaces (Continued)

Feature	Total	Standard	Alternate Function
CAN	2		2
CSI (Quad Lane)			
DSI (Dual Lane)			
Dual Channel LVDS Display (2x Single or 1x Dual)			
Fast Ethernet	1	1	
GPIO	154		154
AC97/I2S/SSI	4		4
ESAI	1		1
HDMI (TDMS)	1	1	
I2C	3	1	2*
Parallel Camera	2	1	1
Parallel LCD	2	1	1
PCI-Express			
PWM	4	4	
SATA			
SD/SDIO/MMC	3	1	2
S/PDIF In	1		1
S/PDIF Out	1	1	
SPI	4	1	3
UART	5	3	2
USB 2.0 OTG (host/device)	1	1	
USB 2.0 host	1	1	
VGA			
MLB	1*		1*
8bit NAND interface	1		1
External Memory Bus 16 bit non-multiplexed	1	1	
External Memory Bus 32 bit multiplexed	1		1

* These interfaces are not available on all versions of the Colibri iMX6 module. Please see [Section 1.4.3](#) for more information

1.6 Reference Documents

1.6.1 Freescale i.MX 6

You will find the details about i.MX 6 SoC in the Datasheet and Reference Manual provided by NXP/Freescale.

<http://www.nxp.com/>

1.6.2 Ethernet Transceiver

Colibri iMX6 uses the Microchip/Micrel KSZ8041NL Ethernet PHY:

<http://www.microchip.com/KSZ8041>

1.6.3 Audio Codec

Colibri iMX6 uses the NXP/Freescale SGTL5000 Audio Codec"

<http://www.nxp.com/products/media-and-audio-processing/data-converters/audio-converters/audio-codec/ultra-low-power-audio-codec:SGTL5000>

1.6.4 Touch Screen Controller / ADC

Colibri iMX6 uses the STMicroelectronics STMPE811 Touchscreen Controller.

<http://www.st.com>

1.6.5 Toradex Developer Centre

You can find a lot of additional information in the Toradex Developer Centre, which is updated with the latest product support information on a regular basis. Please note that the Developer Centre is common for all Toradex products. You should always check to ensure if information is valid or relevant for the Colibri iMX6.

<http://developer.toradex.com>

1.6.6 Colibri Carrier Board Schematics

We provide the complete schematics and the Altium project file which includes library symbols and IPC-7351 compliant footprints for the Colibri Evaluation Board and other Carrier Boards free of charge. This is a great help when designing your own Carrier Board.

<http://developer.toradex.com/carrier-board-design>

1.6.7 Toradex Pinout Designer


The Toradex Pinout Designer is a powerful tool for configuring the pin muxing of the Apalis and Colibri Modules. The tool allows comparing the interfaces of different modules.

<http://developer.toradex.com/knowledge-base/pinout-designer>

2 Architecture Overview

2.1 Block Diagram

Figure 1: Colibri iMX6 Block Diagram




3 Colibri iMX6 Connectors

3.1 Physical Locations

The Colibri iMX6 is equipped with a 200 Pin SODIMM edge connector (X1) and an FFC connector (X2). The FFC connector is a Molex 52437-2471 with a 0.5mm pitch with 24 bottom contacts. The position of the connectors is shown in the [Figure 2](#).

Figure 2: Location of the Colibri iMX6 connector (bottom view)



3.2 Assignment

3.2.1 SODIMM 200

The table below details the SODIMM 200-way connector pin functionality.

It should be noted that some of the pins are multiplexed; that is, there is more than one i.MX 6 SoC pin connected to one SODIMM pin. For example, GPIO01 and EIM_ADDR21 are both connected to SODIMM pin 67. Care should be taken to ensure that multiplexed pins are tri-stated when they are not being used (e.g. if i.MX 6 pin A and pin B are tied to SODIMM pin 1, then if i.MX 6 pin A is being driven, pin B should be tri-stated). Additional information can be found in [Section 4.1](#).

- X1 Pin: Pin number on the SODIMM connector (X1).
- Compatible function: The default function which is compatible with all Colibri modules. **IMPORTANT:** There are some limitations. You can find more information about pin compatibility in the "Colibri Migration Guide".
- i.MX 6 CPU Ball: The name of the ball (a.k.a. pin) of the i.MX 6 SoC.
- Non i.MX 6 CPU Ball: Peripheral functions which are not directly provided by the i.MX 6 SoC.
- Note: Additional information. Some pins are noted as "no standard function". These pins can provide only the GPIO functionality and the listed alternate function, but not the Colibri compatible function. Some of the Colibri compatible functions might be emulated by programmatically manipulating the GPIO.

Table 6: X1 Connector

X1 Pin	Compatible Function	i.MX6 Ball Name	Colibri Signal Name	Note
1	Audio Analogue Microphone Input		MIC_IN	SGTL5000 Pin 10
3	Audio Analogue Microphone GND		MIC_GND	GND switched, controlled with GPIO6_IO21
5	Audio Analogue Line-In Left		LINEIN_L	SGTL5000 Pin 9
7	Audio Analogue Line-In Right		LINEIN_R	SGTL5000 Pin 8
9	Audio_Analogue GND		VSS_AUDIO1	GND
11	Audio_Analogue GND		VSS_AUDIO2	
13	Audio Analogue Headphone GND		HEADPHONE_GND	Virtual GND, do not connect to normal GND
15	Audio Analogue Headphone Left		HEADPHONE_L	SGTL5000 Pin 4
17	Audio Analogue Headphone Right		HEADPHONE_R	SGTL5000 Pin 1
19	UART_C_RXD	SD4_CMD	UART_C_RXD	UART used in DTE mode
21	UART_C_TXD	SD4_CLK	UART_C_TXD	UART used in DTE mode
23	UART_A_DTR	EIM_D24	UART_A_DTR	
25	UART_A_CTS	EIM_D19	UART_A_CTS	
27	UART_A_RTS	EIM_D20	UART_A_RTS	
29	UART_A_DSR	EIM_D25	UART_A_DSR	
31	UART_A_DCD	EIM_D23	UART_A_DCD	
33	UART_A_RXD	CSIO_DAT10	UART_A_RXD	UART used in DTE mode
35	UART_A_TXD	CSIO_DAT11	UART_A_TXD	UART used in DTE mode
37	UART_A_RI	NANDF_D7	UART_A_RI	no standard function
39	GND		GND	
41	GND		GND	
43	WAKEUP Source<0>, SDCard CardDetect	NANDF_D5	MMC_CD WAKE0	no standard function
45	WAKEUP Source<1>	EIM_A16	PRDY WAKE1	no standard function
47	SDCard CLK	SD1_CLK	MMC_CLK	
49	SDCard DAT<1>	SD1_DAT1	MMC_DAT1	
51	SDCard DAT<2>	SD1_DAT2	MMC_DAT2	
53	SDCard DAT<3>	SD1_DAT3	MMC_DAT3	
55	PS2 SDA1	GPIO_7	PS2_SDA1	no standard function
57	LCD RGB Data<16>	DISP0_DAT16	LLD16	
59	PWM<A>, Camera Input Data<7>	SD4_DAT1 / EIM_A22	PWM_A CIF_D7	Multiplexed (Two i.MX 6 Pins)
61	LCD RGB Data<17>	DISP0_DAT17	LLD17	
63	PS2 SCL1	GPIO_8	PS2_SCL1	no standard function
65	Camera Input Data<9>, Keypad_Out<3>, PS2 SDA2	EIM_A24	PS2_SDA2 CIF_D9	Only camera input supported
67	PWM<D>, Camera Input Data<6>	GPIO_1/EIM_A21	PWM_D CIF_D6	Multiplexed (Two i.MX 6 Pins)
69	PS2 SCL2	SD2_CMD	PS2_SCL2 CIF_D10	no standard function

Continued on next page

Table 6: X1 Connector (Continued)

X1 Pin	Compatible Function	i.MX6 Ball Name	Colibri Signal Name	Note
71	Camera Input Data<0>, LCD Back-Light GPIO		BL_ON CIF_D0	no standard function
73		EIM_D27	CAN_INT	
75	Camera Input MCLK	NANDE_CS2	PRST CIF_MCLK	
77		EIM_D18	PBVD2 CIF_D11	
79	Camera Input Data<4>	EIM_A19	PBVD1 CIF_D4	
81	Camera Input VSYNC	EIM_D29	PCD CIF_FV	
83	GND		GND	
85	Camera Input Data<8>, Keypad_Out<4>	EIM_A23	nPPEN CIF_D8	Only camera input supported
87	nReset Out		PMIC Reset Out	
89	nWE	EIM_RW	nWE	
91	nOE	EIM_OE	nOE	
93	RDnWR	SD2_CLK	RDnWR	Gated EIM_RW signal
95	RDY	EIM_WAIT	RDY	
97	Camera Input Data<5>	EIM_A20	nPOE CIF_D5	
99	nPWE	SD2_DAT3	nPWE	Gated EIM_RW signal
101	Camera Input Data<2>	EIM_A17	nPIOW CIF_D2	
103	Camera Input Data<3>	EIM_A18	nPIOR CIF_D3	
105	nCS0	EIM_CS0	nEXT_CS0_CAN	
107	nCS1	EIM_CS1	nEXT_CS1	
109	GND		GND	
111	ADDRESS0	EIM_DA0	ADDRESS0	
113	ADDRESS1	EIM_DA1	ADDRESS1	
115	ADDRESS2	EIM_DA2	ADDRESS2	
117	ADDRESS3	EIM_DA3	ADDRESS3	
119	ADDRESS4	EIM_DA4	ADDRESS4	
121	ADDRESS5	EIM_DA5	ADDRESS5	
123	ADDRESS6	EIM_DA6	ADDRESS6	
125	ADDRESS7	EIM_DA7	ADDRESS7	
127		NANDE_D6	EXT_IO2	no standard function
129	USB Host Power Enable	EIM_D31	USBH_PEN	
131	Usb Host Over-Current Detect	EIM_D30	USBH_OC	
133		NANDE_D3	EXT_IO1	no standard function
135	SPDIF_IN	NANDE_D2	EXT_IO0 USB_ID	no standard function

Continued on next page

Table 6: X1 Connector (Continued)

X1 Pin	Compatible Function	i.MX6 Ball Name	Colibri Signal Name	Note
137	USB Client Cable Detect, SPDIF_OUT	GPIO_17 USB_OTG_VBUS	USBC_DET	Level shift circuit with more than one i.MX 6 pin
139	USB Host DP	USB_H1_DP	USBH_P	
141	USB Host DM	USB_H1_DN	USBH_N	
143	USB Client DP	USB_OTG_DP	USBC_P	
145	USB Client DM	USB_OTG_DN	USBC_N	
147	GND		GND	
149	DATA0	CSIO_DATA_EN	DATA0	
151	DATA1	CSIO_VSYNC	DATA1	
153	DATA2	CSIO_DAT4	DATA2	
155	DATA3	CSIO_DAT5	DATA3	
157	DATA4	CSIO_DAT6	DATA4	
159	DATA5	CSIO_DAT7	DATA5	
161	DATA6	CSIO_DAT8	DATA6	
163	DATA7	CSIO_DAT9	DATA7	
165	DATA8	CSIO_DAT12	DATA8	
167	DATA9	CSIO_DAT13	DATA9	
169	DATA10	CSIO_DAT14	DATA10	
171	DATA11	CSIO_DAT15	DATA11	
173	DATA12	CSIO_DAT16	DATA12	
175	DATA13	CSIO_DAT17	DATA13	
177	DATA14	CSIO_DAT18	DATA14	
179	DATA15	CSIO_DAT19	DATA15	
181	GND		GND	
183	Ethernet Link/Activity Status		LAN_LINK_AKT#	KSZ8041 LED0
185	Ethernet Speed Status		LAN_SPEED100#	KSZ8041 LED1
187	Ethernet TXO-		LAN_TXO_N	
189	Ethernet TXO+		LAN_TXO_P	
191	Ethernet GND		LAN_AGND	
193	Ethernet RXI-		LAN_RXI_N	
195	Ethernet RXI+		LAN_RXI_P	
197	GND		GND	
199	GND		GND	
2	Analogue Input <3>		AD3	STMPE811 Pin 12
4	Analogue Input <2>		AD2	STMPE811 Pin 11
6	Analogue Input <1>		AD1	STMPE811 Pin 9
8	Analogue Input <0>		AD0	STMPE811 Pin 8
10	Audio_Analogue VDD		AVDD_AUDIO1	3.3V Supply

Continued on next page

Table 6: X1 Connector (Continued)

X1 Pin	Compatible Function	i.MX6 Ball Name	Colibri Signal Name	Note
12	Audio_Analogue VDD		AVDD_AUDIO2	3.3V Supply
14	Resistive Touch PX		TSPX	STMPE811 Pin 13
16	Resistive Touch MX		TSMX	STMPE811 Pin 16
18	Resistive Touch PY		TSPY	STMPE811 Pin 15
20	Resistive Touch MY		TSMY	STMPE811 Pin 1
22	VDD Fault Detect	ENET_REF_CLK	nVDD_FAULT SENSE	no standard function
24	Battery Fault Detect	DI0_PIN04	nBATT_FAULT SENSE	no standard function
26	nReset In		Reset input	
28	PWM	GPIO_9	PWM_B	
30	PWM<C>	SD4_DAT2	PWM_C	
32	UART_B_CTS	SD4_DAT6	UART_B_CTS	
34	UART_B_RTS	SD4_DAT5	UART_B_RTS	
36	UART_B_RXD	SD4_DAT7	UART_B_RXD	UART used in DTE mode
38	UART_B_TXD	SD4_DAT4	UART_B_TXD	UART used in DTE mode
40	VCC_BATT		VCC_BATT	RTC supply
42	3V3		3V3	
44	LCD RGB DE	DI0_PIN15	L_BIAS	
46	LCD RGB Data<7>	DISP0_DAT7	LLD07	
48	LCD RGB Data<9>	DISP0_DAT9	LLD09	
50	LCD RGB Data<11>	DISP0_DAT11	LLD11	
52	LCD RGB Data<12>	DISP0_DAT12	LLD12	
54	LCD RGB Data<13>	DISP0_DAT13	LLD13	
56	LCD RGB PCLK	DI0_DISP_CLK	L_PCLK	
58	LCD RGB Data<3>	DISP0_DAT3	LLD03	
60	LCD RGB Data<2>	DISP0_DAT2	LLD02	
62	LCD RGB Data<8>	DISP0_DAT8	LLD08	
64	LCD RGB Data<15>	DISP0_DAT15	LLD15	
66	LCD RGB Data<14>	DISP0_DAT14	LLD14	
68	LCD RGB HSYNC	DI0_PIN2	L_LCLK	
70	LCD RGB Data<1>	DISP0_DAT1	LLD01	
72	LCD RGB Data<5>	DISP0_DAT5	LLD05	
74	LCD RGB Data<10>	DISP0_DAT10	LLD10	
76	LCD RGB Data<0>	DISP0_DAT0	LLD00	
78	LCD RGB Data<4>	DISP0_DAT4	LLD04	
80	LCD RGB Data<6>	DISP0_DAT6	LLD06	
82	LCD RGB VSYNC	DI0_PIN3	L_FCLK	
84	3V3		3V3	

Continued on next page

Table 6: X1 Connector (Continued)

X1 Pin	Compatible Function	i.MX6 Ball Name	Colibri Signal Name	Note
86	SPI CS	EIM_A25	SSPFRM	
88	SPI CLK	EIM_D21	SSPCLK	
90	SPI RXD	EIM_D22	SSPRXD	
92	SPI TXD	EIM_D28	SSPTXD	
94	Camera Input HSYNC	EIM_EB3	nPCE1 CIF_LV	
96	Camera Input PCLK	EIM_D17	nPCE2 CIF_PCLK	
98	Camera Input Data<1>	SD2_DAT0	nPREG CIF_D1	no standard function
100	Keypad_Out<1>	SD4_DAT3	nPXCVRN	no standard function
102		NANDF_D4	nPWAIT	no standard function
104		SD4_DAT0	nIOIS16	no standard function
106	nCS2	SD2_DAT1	nEXT_CS2	
108	3V3		3V3	
110	ADDRESS8	EIM_DA8	ADDRESS8	
112	ADDRESS9	EIM_DA9	ADDRESS9	
114	ADDRESS10	EIM_DA10	ADDRESS10	
116	ADDRESS11	EIM_DA11	ADDRESS11	
118	ADDRESS12	EIM_DA12	ADDRESS12	
120	ADDRESS13	EIM_DA13	ADDRESS13	
122	ADDRESS14	EIM_DA14	ADDRESS14	
124	ADDRESS15	EIM_DA15	ADDRESS15	
126	DQM0	EIM_EB0	DQM0	
128	DQM1	EIM_EB1	DQM1	
130	DQM2	SD2_DAT2	DQM2	
132	DQM3	NANDF_D0	DQM3	no standard function
134	ADDRESS25	NANDF_D1	ADDRESS25	no standard function
136	ADDRESS24	DISP0_DAT18	ADDRESS24	no standard function
138	ADDRESS23	DISP0_DAT19	ADDRESS23	no standard function
140	ADDRESS22	DISP0_DAT20	ADDRESS22	no standard function
142	ADDRESS21	DISP0_DAT21	ADDRESS21	no standard function
144	ADDRESS20	DISP0_DAT22	ADDRESS20	no standard function
146	ADDRESS19	DISP0_DAT23	ADDRESS19	no standard function
148	3V3		3V3	
150	DATA16	EIM_LBA	DATA16	no standard function
152	DATA17	EIM_BCLK	DATA17	no standard function
154	DATA18	NANDF_CS3	DATA18	no standard function
156	DATA19	NANDF_CS1	DATA19	no standard function
158	DATA20	NANDF_RB0	DATA20	no standard function

Continued on next page

Table 6: X1 Connector (Continued)

X1 Pin	Compatible Function	i.MX6 Ball Name	Colibri Signal Name	Note
160	DATA21	NANDF_ALE	DATA21	no standard function
162	DATA22	NANDF_WPn	DATA22	no standard function
164	DATA23	NANDF_CS0	DATA23	no standard function
166	DATA24	NANDF_CLE	DATA24	no standard function
168	DATA25	GPIO_19	DATA25	no standard function
170	DATA26	CSI0_MCLK	DATA26	no standard function
172	DATA27	CSI0_PIXCLK	DATA27	no standard function
174	DATA28	GPIO_4	DATA28	no standard function
176	DATA29	GPIO_5	DATA29	no standard function
178	DATA30	KEY_COL4	DATA30	no standard function
180	DATA31	GPIO_2 JTAG_MOD	DATA31	no standard function JTAG mode strapping
182	3V3		3V3	
184	ADDRESS18	KEY_COL2	ADDRESS18	no standard function
186	ADDRESS17	KEY_ROW2	ADDRESS17	no standard function
188	ADDRESS16	KEY_ROW4	ADDRESS16	no standard function
190	SDCard CMD	SD1_CMD	MMC_CMD	
192	SDCard DAT<0>	SD1_DAT0	MMC_DAT0	
194	I2C SDA	GPIO_6	I2C_SDA	
196	I2C SCL	GPIO_3	I2C_SCL	
198	3V3		3V3	
200	3V3		3V3	

3.2.2 HDMI FFC

This connector is compatible with the Colibri T20 and T30 but not backward compatible with the Colibri PXAxxx family or the Colibri VFxx. Its purpose is to provide the signals for the HDMI/DVI display interface.

Table 7: X2 Connector

X2 Pin	Compatible Function	i.MX 6 Ball	Note
1	GND (Shield)		
2	TMDS_CLK_P	HDMI_CLKP	
3	TMDS_CLK_N	HDMI_CLKM	
4	GND		
5	TMDS_DATA0_P	HDMI_D0P	
6	TMDS_DATA0_N	HDMI_D0M	
7	GND		
8	TMDS_DATA1_P	HDMI_D1P	
9	TMDS_DATA1_N	HDMI_D1M	

Continued on next page

Table 7: X2 Connector (Continued)

X2 Pin	Compatible Function	i.MX 6 Ball	Note
10	GND		
11	TMDS_DATA2_P	HDMI_D2P	
12	TMDS_DATA2_N	HDMI_D2M	
13	3V3_DDC_OUT		
14	HOTPLUG_DETECT	HDMI_HPD	Level shifter on module, 5V tolerant
15	DDC_SCL	KEY_COL3	Level shifter on module, 5V tolerant
16	DDC_SDA	KEY_ROW3	Level shifter on module, 5V tolerant
17	GND		
18	VGA_RED		Not connected
19	GND		
20	VGA_GREEN		Not connected
21	GND		
22	VGA_BLUE		Not connected
23	VGA_VSYNC		Not connected
24	VGA_HSYNC		Not connected

4 I/O Pins

4.1 Function Multiplexing

The Freescale i.MX6 SoC I/O pins can be configured for any of up to nine alternate functions. Most of the pins can also be used as “normal” GPIOs (General Purpose I/O, sometimes also referred to as Digital I/O). For example, the i.MX6 signal pin on the SODIMM pin 33 has the primary function UART1_TX_DATA (Colibri standard function UART_A_RXD), but can also provide the following alternate functions: GPIO5_IO28 (GPIO), IPU1_CSI0_DATA10 (serial camera input), AUD3_RXC (digital audio interface), or ECSP12_MISO (SPI interface).

The default setting for this pin is the primary function uart1. UART1_TX_DATA. It is strongly recommended to, whenever possible, use the primary interfaces before any alternate interfaces. This ensures the best compatibility with Toradex standard software and operating systems/BSPs and with the other modules in the Colibri family.

Most of the alternate functions are available on more than one pin. Care should be taken to ensure that two pins are not configured with the same function. This could lead to system instability and undefined behaviour.


In the table in [Section 4.4](#) you will find a list of all pins which have alternate functions. There you can find which alternate functions are available for each individual pin.

Some of the i.MX6 pins are paired and share the same SODIMM pin. When using one of these pins, make sure that the unused pin the pair is tri-stated or configurator as input to avoid undesired behaviour and/or hardware damage. The following table list all SODIMM pins that have more than one i.MX6 pin connected:

Table 8: Multiplexed Pins


X1 Pin #	i.MX 6 Pin 1	i.MX 6 Pin 2	Remarks
59	SD4_DAT1	EIM_A22	
67	GPIO_1	EIM_A21	
93	SD2_CLK	EIM_RW	GMI_WR_N is connected via a 3-State buffer with SD2_CLK. To tri-state the buffer set RGMII_TD3 (GPIO6_I023) to high. (default state). For more information see Figure 3 .
99	SD2_DAT3	EIM_RW	GMI_WR_N is connected via a 3-State buffer with SD2_DATA3. To tri-state the buffer set RGMII_TD2 (GPIO6_I022) to high. (default state). For more information see Figure 3 .
137	GPIO_17	USB_OTG_VBUS	SODIMM pin 137 is connected via a 3-State buffer and a level shifter to the USB_OTG_VBUS input of the i.MX 6. For more information see Figure 4 . Using this pin as GPIO requires additional software modifications. Therefore, it is preferable to use other GPIO capable pins instead.
180	GPIO_2	JTAG_MOD	JTAG mode strapping is sampled during test reset. For more information see Section 5.28 .

Figure 3: nWE output circuit



The output of the 3-State buffer is enabled if the buffer control input is 0. The output is tri-stated when the control is 1.

Figure 4: USBC_DET/SPDIF_OUT circuit



If the 3-State buffer is disabled by setting the RGMII_TX_CTL (GPIO6_IO26) pin high, the RGMII_RXC (GPIO6_IO30) can be used for overwriting the USB_OTG_VBUS.

4.2 Pin Control

The alternate function of each pin can be changed independently. Every pin has a Pad Mux Register in which the following settings can be configured (some settings might not be available for certain pins). The register is called IOMUXC_SW_MUX_CTL_PAD_x where x is the name of the i.MX6 pin. More information about the available register settings can be found in the [Section 1.6.1](#).

Table 9: Pad Mux Register

Bit	Field	Description	Remarks
31-5	Reserved		
4	SION	0 Software Input On Field disabled 1 Software Input On Field enabled	Force the selected mux mode input path.
3	Reserved		
2-0	MUX_MODE	000 Select mux mode: ALT0 mux port 001 Select mux mode: ALT1 mux port 010 Select mux mode: ALT2 mux port 011 Select mux mode: ALT3 mux port 100 Select mux mode: ALT4 mux port 101 Select mux mode: ALT5 mux port (GPIO) 110 Select mux mode: ALT6 mux port 111 Select mux mode: ALT7 mux port	Check Section 4.4 for the available alternate function of the pin.

The pins have an additional register which allows configuration of pull up/down resistors, drive strength and other settings. The register is called IOMUXC_SW_PAD_CTL_PAD_x where x is the name of the i.MX6 pin. Some settings might not be available on certain pins. More information about the available register settings can be found in the [Section 1.6.1](#).

Table 10: Pad Control Register

Bit	Field	Description	Remarks
31-17	Reserved		
16	HYS	0 CMOS input 1 Schmitt trigger input	

Continued on next page

Table 10: Pad Control Register (Continued)

Bit	Field	Description	Remarks
15-14	PUS	00 100 kOhm Pull Down 01 47 kOhm Pull Up 10 100 kOhm Pull Up 11 22 kOhm Pull Up	
13	PUE	0 Keeper enable 1 Pull enable	Selection between keeper and pull up/down function
12	PKE	0 Pull/Keeper Disabled 1 Pull/Keeper Enabled	Enable keeper or pull up/down function
11	ODE	0 Output is CMOS 1 Output is open drain	
10-8	Reserved		
7-6	SPEED	00 Reserved 01 Low (50 MHz) 10 Medium (100 MHz) 11 High (200 MHz)	
5-3	DSE	000 output driver disabled (Hi Z) 001 260 Ohm 010 130 Ohm 011 90 Ohm 100 60 Ohm 101 50 Ohm 110 40 Ohm 111 33 Ohm	If possible decrease the drive strength by increasing the resistance in order to reduce EMC problems
2-1	Reserved		
0	SRE	0 Slow Slew Rate 1 Fast Slew Rate	Use slow slew rate if possible for reducing EMC problems

Input functions that are available at more than one physical pin require an additional input multiplexer. This multiplexer is configured by a register called IOMUXC_x_SELECT_INPUT where x is the name of the input function. More information about this register can be found in the [Section 1.6.1](#).

4.3 Pin Reset State

After a reset, the pins can be in different modes. Most of them are configured as GPIO input with a 100k pull up resistor enabled. Please check the [Section 1.6.1](#) for the corresponding default configuration state. As soon as the bootloader is executing, it is possible to reconfigure the pins and their states.

Please be aware, the pin reset status is only guaranteed during the release of the reset signal. During the power up sequence the states of the pins might be undefined until the IO bank voltage is enabled on the module.

4.4 Functions List

Below is a list of all the i.MX6 pins which are available on the SODIMM connector. It shows the alternate functions that are available for each pin. The GPIO functionality is always defined as the ALT5 function. The alternate functions which are used to provide the primary interfaces to ensure best compatibility with other Colibri modules are highlighted.

Function Short Forms

AUD: Synchronous Serial Interface for Audio (I2S and AC97)

CCM: Clock Control Module

CE-ATA: Consumer Electronics-Advanced Technology Attachment, specification for attaching mass stor-

age drives over the MMC-interface

CSI: Camera Sensor Interface

ECSPI: Enhanced Configurable Serial Peripheral Interface Bus

EIM: External Interface Module (External Memory Bus)

eMMC: *Embedded MultiMediaCard, device down memory chip that uses the MMC interface*

ESAI: Enhanced Serial Audio Interface

FLEXCAN: Flexible Controller Area Network

GPIO: General Purpose Input Output

HDMI: High Definition Multimedia Interface

I2C: Inter Integrated Circuit

IPU: Image Processing Units

MIPI/CSI: Mobile Industry Processor Interface / Camera Serial Interface

MMC: MultiMediaCard

NAND: Interface for NAND Flash

PWM: Pulse Width Modulation output

SD: Secure Digital Memory Card (related to SDHC, MMC, CE-ATA, eMMC)

SDHC: Secure Digital High Capacity (SD cards with capacity from 4 to 32 GB)

SPDIF: S/PDIF (Sony-Philips Digital Interface I/O)

UART: Universal Asynchronous Receiver/Transmitter

USB: Universal Serial Bus

4.4.1 SODIMM 200

Table 11: SODIMM Pins

X1 Pin	i.MX6 Ball Name	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8	ALT9	Reset State
19	SD4_CMD	SD4_CMD	NAND_RE_B	UART3_TX_DATA¹			GPIO7_IO09					ALT5
21	SD4_CLK	SD4_CLK	NAND_WE_B	UART3_RX_DATA¹			GPIO7_IO10					ALT5
23	EIM_D24	EIM_DATA24	ECSPi4_SS2	UART3_TX_DATA	ECSPi1_SS2	ECSPi2_SS2	GPIO3_IO24	AUD5_RXFS	UART1_DTR_B	EPDC_SDCE7		ALT5
25	EIM_D19	EIM_DATA19	ECSPi1_SS1	IPU1_DIO_PIN08	IPU1_CSI1_DATA16	UART1_CTS_B	GPIO3_IO19	EPIT1_OUT		EPDC_DATA12		ALT5
27	EIM_D20	EIM_DATA20	ECSPi4_SS0	IPU1_DIO_PIN16	IPU1_CSI1_DATA15	UART1_RTS_B	GPIO3_IO20	EPIT2_OUT				ALT5
29	EIM_D25	EIM_DATA25	ECSPi4_SS3	UART3_RX_DATA	ECSPi1_SS3	ECSPi2_SS3	GPIO3_IO25	AUD5_RXC	UART1_DSR_B	EPDC_SDCE8		ALT5
31	EIM_D23	EIM_DATA23	IPU1_DIO_D0_CS	UART3_CTS_B	UART1_DCD_B	IPU1_CSI1_DATA_EN	GPIO3_IO23	IPU1_DI1_PIN02	IPU1_DI1_PIN14	EPDC_DATA11		ALT5
33	CSI0_DAT10	IPU1_CSI0_DATA10	AUD3_RXC	ECSPi2_MISO	UART1_TX_DATA¹		GPIO5_IO28		ARM_TRACE07			ALT5
35	CSI0_DAT11	IPU1_CSI0_DATA11	AUD3_RXFS	ECSPi2_SSO	UART1_RX_DATA¹		GPIO5_IO29		ARM_TRACE08			ALT5
37	NANDE_D7	NAND_DATA07	SD2_DATA7				GPIO2_IO07					ALT5
43	NANDE_D5	NAND_DATA05	SD2_DATA5				GPIO2_IO05					ALT5
45	EIM_A16	EIM_ADDR16	IPU1_DI1_DISP_CLK	IPU1_CSI1_PIXCLK			GPIO2_IO22		SRC_BOOT_CFG16	EPDC_DATA00		ALT0
47	SD1_CLK	SD1_CLK		GPT_CLKIN			GPIO1_IO20					ALT5
49	SD1_DAT1	SD1_DATA1		PWM3_OUT	GPT_CAPTURE2		GPIO1_IO17					ALT5
51	SD1_DAT2	SD1_DATA2		GPT_COMPARE2	PWM2_OUT	WDOG1_B	GPIO1_IO19	WDOG1_RESET_B_DEB				ALT5
53	SD1_DAT3	SD1_DATA3		GPT_COMPARE3	PWM1_OUT	WDOG2_B	GPIO1_IO21	WDOG2_RESET_B_DEB				ALT5
55	GPIO_7	ESAI_TX4_RX1		EPIT1_OUT	FLEXCAN1_TX	UART2_TX_DATA	GPIO1_IO07	SPDIF_LOCK	USB_OTG_HOST_MODE	I2C4_SCL		ALT5
57	DISP0_DAT16	IPU1_DISP0_DATA16		ECSPi2_MOSI	AUD5_TXC	SDMA_EXT_EVENT0	GPIO5_IO10					ALT5
59	SD4_DAT1		SD4_DATA1	PWM3_OUT			GPIO2_IO09					ALT5
	EIM_A22	EIM_ADDR22	IPU1_DISP1_DATA17	IPU1_CSI1_DATA17			GPIO2_IO16		SRC_BOOT_CFG22	EPDC_GDSP		ALT0
61	DISP0_DAT17	IPU1_DISP0_DATA17		ECSPi2_MISO	AUD5_TXD	SDMA_EXT_EVENT1	GPIO5_IO11					ALT5
63	GPIO_8	ESAI_TX5_RX0	XTALOSC_REF_CLK_32K	EPIT2_OUT	FLEXCAN1_RX	UART2_RX_DATA	GPIO1_IO08	SPDIF_SR_CLK	USB_OTG_PWR_CTL_WAKE	I2C4_SDA		ALT5
65	EIM_A24	EIM_ADDR24	IPU1_DISP1_DATA19	IPU1_CSI1_DATA19		IPU1_SISG2	GPIO5_IO04		SRC_BOOT_CFG24	EPDC_GDRL		ALT0
67	GPIO_1	ESAI_RX_CLK	WDOG2_B	KEY_ROW5	USB_OTG_ID	PWM2_OUT	GPIO1_IO01	SD1_CD_B				ALT5

Continued on next page

Table 11: SODIMM Pins (Continued)

X1 Pin	i.MX6 Ball Name	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8	ALT9	Reset State
67	EIM_A21	EIM_ADDR21	IPU1_DISP1_DATA16	IPU1_CSI1_DATA16			GPI02_IO17		SRC_BOOT_CFG21	EPDC_GDCLK		ALT0
69	SD2_CMD	SD2_CMD		KEY_ROW5	AUD4_RXC		GPI01_IO11					ALT5
71	EIM_D26	EIM_DATA26	IPU1_DI1_PIN11	IPU1_CSI0_DATA01	IPU1_CSI1_DATA14	UART2_TX_DATA	GPI03_IO26	IPU1_SISG2	IPU1_DISP1_DATA22	EPDC_SDOED		ALT5
73	EIM_D27	EIM_DATA27	IPU1_DI1_PIN13	IPU1_CSI0_DATA00	IPU1_CSI1_DATA13	UART2_RX_DATA	GPI03_IO27	IPU1_SISG3	IPU1_DISP1_DATA23	EPDC_SDOE		ALT5
75	NAND_CS2	NAND_CE2_B	IPU1_SISG0	ESAI_TX0	EIM_CRE	CCM_CLKO2	GPI06_IO15					ALT5
77	EIM_D18	EIM_DATA18	ECSPI1_MOSI	IPU1_DIO_PIN07	IPU1_CSI1_DATA17	IPU1_DI1_D0_CS	GPI03_IO18	I2C3_SDA		EPDC_VCOM1		ALT5
79	EIM_A19	EIM_ADDR19	IPU1_DISP1_DATA14	IPU1_CSI1_DATA14			GPI02_IO19		SRC_BOOT_CFG19	EPDC_PWR_CTRL1		ALT0
81	EIM_D29	EIM_DATA29	IPU1_DI1_PIN15	ECSPI4_SSO		UART2_RTS_B	GPI03_IO29	IPU1_CSI1_VSYNC	IPU1_DIO_PIN14	EPDC_PWR_WAKE		ALT5
85	EIM_A23	EIM_ADDR23	IPU1_DISP1_DATA18	IPU1_CSI1_DATA18		IPU1_SISG3	GPI06_IO06		SRC_BOOT_CFG23	EPDC_GDOE		ALT0
89	EIM_RW	EIM_RW	IPU1_DI1_PIN08	ECSPI2_SSO			GPI02_IO26		SRC_BOOT_CFG29	EPDC_DATA07		ALT0
91	EIM_OE	EIM_OE_B	IPU1_DI1_PIN07	ECSPI2_MISO			GPI02_IO25			EPDC_PWR_IRQ		ALT0
93	SD2_CLK	SD2_CLK		KEY_COL5	AUD4_RXFS		GPI01_IO10					ALT5
95	EIM_WAIT	EIM_WAIT_B	EIM_DTACK_B				GPI05_IO00		SRC_BOOT_CFG25			ALT0
97	EIM_A20	EIM_ADDR20	IPU1_DISP1_DATA15	IPU1_CSI1_DATA15			GPI02_IO18		SRC_BOOT_CFG20	EPDC_PWR_CTRL2		ALT0
99	SD2_DAT3	SD2_DATA3		KEY_COL6	AUD4_TXC		GPI01_IO12					ALT5
101	EIM_A17	EIM_ADDR17	IPU1_DISP1_DATA12	IPU1_CSI1_DATA12			GPI02_IO21		SRC_BOOT_CFG17	EPDC_PWR_STAT		ALT0
103	EIM_A18	EIM_ADDR18	IPU1_DISP1_DATA13	IPU1_CSI1_DATA13			GPI02_IO20		SRC_BOOT_CFG18	EPDC_PWR_CTRL0		ALT0
105	EIM_CS0	EIM_CS0_B	IPU1_DI1_PIN05	ECSPI2_SCLK			GPI02_IO23			EPDC_DATA06		ALT0
107	EIM_CS1	EIM_CS1_B	IPU1_DI1_PIN06	ECSPI2_MOSI			GPI02_IO24			EPDC_DATA08		ALT0
111	EIM_DA0	EIM_AD00	IPU1_DISP1_DATA09	IPU1_CSI1_DATA09			GPI03_IO00		SRC_BOOT_CFG00	EPDC_SDCLK_N		ALT0
113	EIM_DA1	EIM_AD01	IPU1_DISP1_DATA08	IPU1_CSI1_DATA08			GPI03_IO01		SRC_BOOT_CFG01	EPDC_SDLE		ALT0
115	EIM_DA2	EIM_AD02	IPU1_DISP1_DATA07	IPU1_CSI1_DATA07			GPI03_IO02		SRC_BOOT_CFG02	EPDC_BDR0		ALT0
117	EIM_DA3	EIM_AD03	IPU1_DISP1_DATA06	IPU1_CSI1_DATA06			GPI03_IO03		SRC_BOOT_CFG03	EPDC_BDR1		ALT0

Continued on next page

Table 11: SODIMM Pins (Continued)

X1 Pin	i.MX6 Ball Name	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8	ALT9	Reset State
119	EIM_DA4	EIM_AD04	IPU1_DISP1_DATA05	IPU1_CSI1_DATA05			GPIO3_IO04		SRC_BOOT_CFG04	EPDC_SDCE0		ALT0
121	EIM_DA5	EIM_AD05	IPU1_DISP1_DATA04	IPU1_CSI1_DATA04			GPIO3_IO05		SRC_BOOT_CFG05	EPDC_SDCE1		ALT0
123	EIM_DA6	EIM_AD06	IPU1_DISP1_DATA03	IPU1_CSI1_DATA03			GPIO3_IO06		SRC_BOOT_CFG06	EPDC_SDCE2		ALT0
125	EIM_DA7	EIM_AD07	IPU1_DISP1_DATA02	IPU1_CSI1_DATA02			GPIO3_IO07		SRC_BOOT_CFG07	EPDC_SDCE3		ALT0
127	NANDF_D6	NAND_DATA06	SD2_DATA6				GPIO2_IO06					ALT5
129	EIM_D31	EIM_DATA31	IPU1_DISP1_DATA20	IPU1_DIO_PIN12	IPU1_CSI0_DATA02	UART3_RTS_B	GPIO3_IO31	USB_H1_PWR		EPDC_SDCLK_P	EIM_ACLK_FREERUN	ALT5
131	EIM_D30	EIM_DATA30	IPU1_DISP1_DATA21	IPU1_DIO_PIN11	IPU1_CSI0_DATA03	UART3_CTS_B	GPIO3_IO30	USB_H1_OC		EPDC_SDOEZ		ALT5
133	NANDF_D3	NAND_DATA03	SD1_DATA7				GPIO2_IO03					ALT5
135	NANDF_D2	NAND_DATA02	SD1_DATA6				GPIO2_IO02					ALT5
137	GPIO_17	ESAI_TX0	ENET_1588_EVENT3_IN	CCM_PMIC_READY	SDMA_EXT_EVENT0	SPDIF_OUT	GPIO7_IO12					ALT5
139	USB_H1_DP											
141	USB_H1_DN											
143	USB_OTG_DP											
145	USB_OTG_DN											
149	CSI0_DATA_EN	IPU1_CSI0_DATA_EN	EIM_DATA00				GPIO5_IO20		ARM_TRACE_CLK			ALT5
151	CSI0_VSYNC	IPU1_CSI0_VSYNC	EIM_DATA01				GPIO5_IO21		ARM_TRACE00			ALT5
153	CSI0_DAT4	IPU1_CSI0_DATA04	EIM_DATA02	ECSP11_SCLK	KEY_COL5	AUD3_TXC	GPIO5_IO22		ARM_TRACE01			ALT5
155	CSI0_DAT5	IPU1_CSI0_DATA05	EIM_DATA03	ECSP11_MOSI	KEY_ROW5	AUD3_TXD	GPIO5_IO23		ARM_TRACE02			ALT5
157	CSI0_DAT6	IPU1_CSI0_DATA06	EIM_DATA04	ECSP11_MISO	KEY_COL6	AUD3_TXFS	GPIO5_IO24		ARM_TRACE03			ALT5
159	CSI0_DAT7	IPU1_CSI0_DATA07	EIM_DATA05	ECSP11_SSO	KEY_ROW6	AUD3_RXD	GPIO5_IO25		ARM_TRACE04			ALT5
161	CSI0_DAT8	IPU1_CSI0_DATA08	EIM_DATA06	ECSP12_SCLK	KEY_COL7	I2C1_SDA	GPIO5_IO26		ARM_TRACE05			ALT5
163	CSI0_DAT9	IPU1_CSI0_DATA09	EIM_DATA07	ECSP12_MOSI	KEY_ROW7	I2C1_SCL	GPIO5_IO27		ARM_TRACE06			ALT5
165	CSI0_DAT12	IPU1_CSI0_DATA12	EIM_DATA08		UART4_TX_DATA		GPIO5_IO30		ARM_TRACE09			ALT5

Continued on next page

Table 11: SODIMM Pins (Continued)

X1 Pin	i.MX6 Ball Name	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8	ALT9	Reset State
167	CSIO_DAT13	IPU1_CSIO_DATA13	EIM_DATA09		UART4_RX_DATA		GPIO5_IO31		ARM_TRACE10			ALT5
169	CSIO_DAT14	IPU1_CSIO_DATA14	EIM_DATA10		UART5_TX_DATA		GPIO6_IO00		ARM_TRACE11			ALT5
171	CSIO_DAT15	IPU1_CSIO_DATA15	EIM_DATA11		UART5_RX_DATA		GPIO6_IO01		ARM_TRACE12			ALT5
173	CSIO_DAT16	IPU1_CSIO_DATA16	EIM_DATA12		UART4_RTS_B		GPIO6_IO02		ARM_TRACE13			ALT5
175	CSIO_DAT17	IPU1_CSIO_DATA17	EIM_DATA13		UART4_CTS_B		GPIO6_IO03		ARM_TRACE14			ALT5
177	CSIO_DAT18	IPU1_CSIO_DATA18	EIM_DATA14		UART5_RTS_B		GPIO6_IO04		ARM_TRACE15			ALT5
179	CSIO_DAT19	IPU1_CSIO_DATA19	EIM_DATA15		UART5_CTS_B		GPIO6_IO05					ALT5
22	ENET_REF_CLK		ENET_TX_CLK	ESAI_RX_FS			GPIO1_IO23	SPDIF_SR_CLK				ALT5
24	DIO_PIN4	IPU1_DIO_PIN04		AUD6_RXD	SD1_WP		GPIO4_IO20					ALT5
28	GPIO_9	ESAI_RX_FS	WDOG1_B	KEY_COL6	CCM_REF_EN_B	PWM1_OUT	GPIO1_IO09	SD1_WP				ALT5
30	SD4_DAT2		SD4_DATA2			PWM4_OUT	GPIO2_IO10					ALT5
32	SD4_DAT6		SD4_DATA6			UART2_CTS_B	GPIO2_IO14					ALT5
34	SD4_DAT5		SD4_DATA5			UART2_RTS_B	GPIO2_IO13					ALT5
36	SD4_DAT7		SD4_DATA7			UART2_TX_DATA¹	GPIO2_IO15					ALT5
38	SD4_DAT4		SD4_DATA4			UART2_RX_DATA¹	GPIO2_IO12					ALT5
44	DIO_PIN15	IPU1_DIO_PIN15		AUD6_TXC			GPIO4_IO17					ALT5
46	DISP0_DAT7	IPU1_DISP0_DATA07		ECSPI3_RDY			GPIO4_IO28					ALT5
48	DISP0_DAT9	IPU1_DISP0_DATA09		PWM2_OUT	WDOG2_B		GPIO4_IO30					ALT5
50	DISP0_DAT11	IPU1_DISP0_DATA11					GPIO5_IO05					ALT5
52	DISP0_DAT12	IPU1_DISP0_DATA12					GPIO5_IO06					ALT5
54	DISP0_DAT13	IPU1_DISP0_DATA13			AUD5_RXFS		GPIO5_IO07					ALT5
56	DIO_DISP_CLK	IPU1_DIO_DISP_CLK					GPIO4_IO16					ALT5
58	DISP0_DAT3	IPU1_DISP0_DATA03		ECSPI3_SSO			GPIO4_IO24					ALT5

Continued on next page

Table 11: SODIMM Pins (Continued)

X1 Pin	i.MX6 Ball Name	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8	ALT9	Reset State
60	DISP0_DAT2	IPU1_DISP0_DATA02		ECSPI3_MISO			GPI04_IO23					ALT5
62	DISP0_DAT8	IPU1_DISP0_DATA08		PWM1_OUT	WDOG1_B		GPI04_IO29					ALT5
64	DISP0_DAT15	IPU1_DISP0_DATA15		ECSPI1_SS1	ECSPI2_SS1		GPI05_IO09					ALT5
66	DISP0_DAT14	IPU1_DISP0_DATA14			AUD5_RXC		GPI05_IO08					ALT5
68	DIO_PIN2	IPU1_DIO_PIN02		AUD6_TXD			GPI04_IO18					ALT5
70	DISP0_DAT1	IPU1_DISP0_DATA01		ECSPI3_MOSI			GPI04_IO22					ALT5
72	DISP0_DAT5	IPU1_DISP0_DATA05		ECSPI3_SS2	AUD6_RXFS		GPI04_IO26					ALT5
74	DISP0_DAT10	IPU1_DISP0_DATA10					GPI04_IO31					ALT5
76	DISP0_DAT0	IPU1_DISP0_DATA00		ECSPI3_SCLK			GPI04_IO21					ALT5
78	DISP0_DAT4	IPU1_DISP0_DATA04		ECSPI3_SS1			GPI04_IO25					ALT5
80	DISP0_DAT6	IPU1_DISP0_DATA06		ECSPI3_SS3	AUD6_RXC		GPI04_IO27					ALT5
82	DIO_PIN3	IPU1_DIO_PIN03		AUD6_TXFS			GPI04_IO19					ALT5
86	EIM_A25	EIM_ADDR25	ECSPI4_SS1	ECSPI2_RDY	IPU1_D11_PIN12	IPU1_D10_D1_CS	GPI05_IO02	HDMI_TX_CEC_LINE		EPDC_DATA15	EIM_ACLK_FREERUN	ALT0
88	EIM_D21	EIM_DATA21	ECSPI4_SCLK	IPU1_D10_PIN17	IPU1_CS11_DATA11	USB_OTG_OC	GPI03_IO21	I2C1_SCL	SPDIF_IN			ALT5
90	EIM_D22	EIM_DATA22	ECSPI4_MISO	IPU1_D10_PIN01	IPU1_CS11_DATA10	USB_OTG_PWR	GPI03_IO22	SPDIF_OUT		EPDC_SDCE6		ALT5
92	EIM_D28	EIM_DATA28	I2C1_SDA	ECSPI4_MOSI	IPU1_CS11_DATA12	UART2_CTS_B	GPI03_IO28	IPU1_EXT_TRIG	IPU1_D10_PIN13	EPDC_PWR_CTRL3		ALT5
94	EIM_EB3	EIM_EB3_B	ECSPI4_RDY	UART3_RTS_B	UART1_RL_B	IPU1_CS11_HSYNC	GPI02_IO31	IPU1_D11_PIN03	SRC_BOOT_CFG31	EPDC_SDCE0	EIM_ACLK_FREERUN	ALT5
96	EIM_D17	EIM_DATA17	ECSPI1_MISO	IPU1_D10_PIN06	IPU1_CS11_PIXCLK	DCIC1_OUT	GPI03_IO17	I2C3_SCL		EPDC_VCOM0		ALT5
98	SD2_DAT0	SD2_DATA0			AUD4_RXD	KEY_ROW7	GPI01_IO15	DCIC2_OUT				ALT5
100	SD4_DAT3		SD4_DATA3				GPI02_IO11					ALT5
102	NANDE_D4	NAND_DATA04	SD2_DATA4				GPI02_IO04					ALT5
104	SD4_DAT0		SD4_DATA0	NAND_DQS			GPI02_IO08					ALT5
106	SD2_DAT1	SD2_DATA1		EIM_CS2_B	AUD4_TXFS	KEY_COL7	GPI01_IO14					ALT5

Continued on next page

Table 11: SODIMM Pins (Continued)

X1 Pin	i.MX6 Ball Name	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8	ALT9	Reset State
110	EIM_DA8	EIM_AD08	IPU1_DISP1_DATA01	IPU1_CSI1_DATA01			GPIO3_IO08		SRC_BOOT_CFG08	EPDC_SDCE4		ALTO
112	EIM_DA9	EIM_AD09	IPU1_DISP1_DATA00	IPU1_CSI1_DATA00			GPIO3_IO09		SRC_BOOT_CFG09	EPDC_SDCE5		ALTO
114	EIM_DA10	EIM_AD10	IPU1_DI1_PIN15	IPU1_CSI1_DATA_EN			GPIO3_IO10		SRC_BOOT_CFG10	EPDC_DATA01		ALTO
116	EIM_DA11	EIM_AD11	IPU1_DI1_PIN02	IPU1_CSI1_HSYNC			GPIO3_IO11		SRC_BOOT_CFG11	EPDC_DATA03		ALTO
118	EIM_DA12	EIM_AD12	IPU1_DI1_PIN03	IPU1_CSI1_VSYNC			GPIO3_IO12		SRC_BOOT_CFG12	EPDC_DATA02		ALTO
120	EIM_DA13	EIM_AD13	IPU1_DI1_D0_CS				GPIO3_IO13		SRC_BOOT_CFG13	EPDC_DATA13		ALTO
122	EIM_DA14	EIM_AD14	IPU1_DI1_D1_CS				GPIO3_IO14		SRC_BOOT_CFG14	EPDC_DATA14		ALTO
124	EIM_DA15	EIM_AD15	IPU1_DI1_PIN01	IPU1_DI1_PIN04			GPIO3_IO15		SRC_BOOT_CFG15	EPDC_DATA09		ALTO
126	EIM_EB0	EIM_EB0_B	IPU1_DISP1_DATA11	IPU1_CSI1_DATA11		CCM_PMIC_READY	GPIO2_IO28		SRC_BOOT_CFG27	EPDC_PWR_COM		ALTO
128	EIM_EB1	EIM_EB1_B	IPU1_DISP1_DATA10	IPU1_CSI1_DATA10			GPIO2_IO29		SRC_BOOT_CFG28	EPDC_SDSHR		ALTO
130	SD2_DAT2	SD2_DATA2		EIM_CS3_B	AUD4_TXD	KEY_ROW6	GPIO1_IO13					ALT5
132	NANDF_D0	NAND_DATA00	SD1_DATA4				GPIO2_IO00					ALT5
134	NANDF_D1	NAND_DATA01	SD1_DATA5				GPIO2_IO01					ALT5
136	DISP0_DAT18	IPU1_DISP0_DATA18		ECSP12_SSO	AUD5_TXFS	AUD4_RXFS	GPIO5_IO12		EIM_CS2_B			ALT5
138	DISP0_DAT19	IPU1_DISP0_DATA19		ECSP12_SCLK	AUD5_RXD	AUD4_RXC	GPIO5_IO13		EIM_CS3_B			ALT5
140	DISP0_DAT20	IPU1_DISP0_DATA20		ECSP11_SCLK	AUD4_TXC		GPIO5_IO14					ALT5
142	DISP0_DAT21	IPU1_DISP0_DATA21		ECSP11_MOSI	AUD4_TXD		GPIO5_IO15					ALT5
144	DISP0_DAT22	IPU1_DISP0_DATA22		ECSP11_MISO	AUD4_TXFS		GPIO5_IO16					ALT5
146	DISP0_DAT23	IPU1_DISP0_DATA23		ECSP11_SSO	AUD4_RXD		GPIO5_IO17					ALT5
150	EIM_LBA	EIM_LBA_B	IPU1_DI1_PIN17	ECSP12_SS1			GPIO2_IO27		SRC_BOOT_CFG26	EPDC_DATA04		ALTO
152	EIM_BCLK	EIM_BCLK	IPU1_DI1_PIN16				GPIO6_IO31			EPDC_SDCE9		ALTO
154	NANDF_CS3	NAND_CE3_B	IPU1_SISG1	ESAL_TX1	EIM_ADDR26		GPIO6_IO16				I2C4_SDA	ALT5
156	NANDF_CS1	NAND_CE1_B	SD4_VSELECT	SD3_VSELECT			GPIO6_IO14					ALT5

Continued on next page

Table 11: SODIMM Pins (Continued)

X1 Pin	i.MX6 Ball Name	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8 [*]	ALT9 [*]	Reset State
158	NANDF_RB0	NAND_READY_B					GPIO6_IO10					ALT5
160	NANDF_ALE	NAND_ALE	SD4_RESET				GPIO6_IO08					ALT5
162	NANDF_WP_B	NAND_WP_B					GPIO6_IO09				I2C4_SCL	ALT5
164	NANDF_CS0	NAND_CE0_B					GPIO6_IO11					ALT5
166	NANDF_CLE	NAND_CLE					GPIO6_IO07					ALT5
168	GPIO_19	KEY_COL5	ENET_1588_EVENT0_OUT	SPDIF_OUT	CCM_CLKO1	ECSP11_RDY	GPIO4_IO05	ENET_TX_ER				ALT5
170	CSIO_MCLK	IPU1_CSIO_HSYNC			CCM_CLKO1		GPIO5_IO19		ARM_TRACE_CTL			ALT5
172	CSIO_PIXCLK	IPU1_CSIO_PIXCLK					GPIO5_IO18		ARM_EVENTO			ALT5
174	GPIO_4	ESAI_TX_HF_CLK		KEY_COL7			GPIO1_IO04	SD2_CD_B				ALT5
176	GPIO_5	ESAI_TX2_RX3		KEY_ROW7	CCM_CLKO1		GPIO1_IO05	I2C3_SCL	ARM_EVENTI			ALT5
178	KEY_COL4	FLEXCAN2_TX	IPU1_SISG4	USB_OTG_OC	KEY_COL4	UART5_RTS_B	GPIO4_IO14					ALT5
180	GPIO_2	ESAI_TX_FS		KEY_ROW6			GPIO1_IO02	SD2_WP	MLB_DATA			ALT5
180	JTAG_MOD											
	KEY_COL2	ECSP11_SS1	ENET_RX_DATA2	FLEXCAN1_TX	KEY_COL2	ENET_MDC	GPIO4_IO10	USB_H1_PWR_CTL_WAKE				ALT5
186	KEY_ROW2	ECSP11_SS2	ENET_TX_DATA2	FLEXCAN1_RX	KEY_ROW2	SD2_VSELECT	GPIO4_IO11	HDMI_TX_CEC_LINE				ALT5
188	KEY_ROW4	FLEXCAN2_RX	IPU1_SISG5	USB_OTG_PWR	KEY_ROW4	UART5_CTS_B	GPIO4_IO15					ALT5
190	SD1_CMD	SD1_CMD		PWM4_OUT	GPT_COMPARE1		GPIO1_IO18					ALT5
192	SD1_DAT0	SD1_DATA0			GPT_CAPTURE1		GPIO1_IO16					ALT5
194	GPIO_6	ESAI_TX_CLK		I2C3_SDA			GPIO1_IO06	SD2_LCTL	MLB_SIG			ALT5
196	GPIO_3	ESAI_RX_HF_CLK		I2C3_SCL	XTALOSC_REF_CLK_24M	CCM_CLKO2	GPIO1_IO03	USB_H1_OC	MLB_CLK			ALT5

¹ UART is configured in DTE mode. The function name is according the DCE mode. Therefore names for RX and TX are swapped (see [Section 5.11](#))

* Alternate function ALT8 and ALT9 are only available on the Solo and DualLite variant of the i.MX 6.

5 Interface Description

5.1 Power Signals

5.1.1 Digital Supply

Table 12: Digital Supply Pins

X1 Pin #	Colibri Signal Name	I/O	Description	Remarks
42, 84,108, 148,182,198, 200	3V3	I	3.3V main power supply	Use decoupling capacitors on all pins.
39, 41, 83, 109,147, 181, 197, 199	GND	I	Digital Ground	
40	VCC_BATT	I	RTC Power supply can be connected to a backup battery.	Connect this pin to 3.3V even if the internal RTC is not used.

5.1.2 Analog Supply

Table 13: Analog Supply Pins

X1 Pin #	Colibri Signal Name	I/O	Description	Remarks
10, 12	AVDD_AUDIO	I	3.3V Analogue supply	Connect this pin to a 3.3V supply. For better Audio accuracy we recommend filtering this supply separately from the digital supply. This pin is only connected to the Audio Codec. If audio is not used, connect these pins to the 3V3 input supply.
9, 11	VSS_AUDIO	I	Analogue Ground	Connect this pin to GND. For better Audio accuracy we recommend filtering this supply separate from the digital supply. Internally this pin is connected with Digital GND on the Colibri iMX6.

5.1.3 Power Management Signals


Table 14: Power Management Signals

X1 Pin #	Colibri Signal Name	I/O	Description	Remarks
26	nRESET_EXT	I	Reset Input	This pin is active low and resets the Colibri module. There is a 100k Ohm pull-up on this pin.
87	nRESET_OUT	O	Reset Output	This pin is active low. This pin is driven low at boot up. This signal is a push/pull output.

On the Colibri iMX6, the nRESET_EXT (pin 26) performs a cold reset of the module. This means that all the SoM power supplies are turned off when the reset is asserted. The Software initiated reset cycle, on the other hand, implements a module warm reset in which all the power rails are kept on.

On the Colibri iMX6 V1.0, the nRESET_OUT (pin 87) is a buffered output of the PMIC reset output (RESETBMCU). Since the PMIC reset output cannot be triggered by a software initiated reset cycle, the circuit has been updated on module version 1.1 (see also [Colibri iMX6 errata document](#)). An additional transistor circuit allows driving the external nRESET_OUT signal low by driving high the RGMII_RD1 pin of the SoC (GPIO6_IO27). The circuit is compatible with older software versions which leave the RGMII_RD1 pin unused.

Figure 5: nRESET_OUT circuit



5.2 GPIOs

Most of the pins have a GPIO (General Purpose Input/Output) function. The GPIO functionality is configured by selecting the alternate function ALT5. All GPIO pins can be used as interrupt source.

5.2.1 Wakeup Source

In principle, all GPIOs can be used to wake up the Colibri module from a suspend state. In the Colibri module standard, Pin 43 (WAKEUP Source<0>) and 45 (WAKEUP Source<1>) are the default wakeup source.

The touch pen down interrupt signal from the touch controller is connected to the GPIO6_IO20 (RGMII_TDO ball) and can therefore also be used to wake up the system.

5.3 Ethernet

The Colibri iMX6 features a 10/100 Mbit/s Ethernet interface. The MAC is integrated in the i.MX 6 SoC and connected to a separate PHY located on the module, therefore only the magnetics are required on the carrier board. The Micrel KSZ8041 Fast Ethernet Transceiver chip is connected via RMI to the Freescale i.MX 6.

The Fast Ethernet MAC in the SoC features an accurate IEEE 1588 compliant timer for clock synchronisation commonly used in industrial automation applications.

Table 15: Ethernet Pins

X1 Pin #	Colibri Signal Name	PHY Signal Name	I/O	Description
189	LAN_TX0_P	TX+	O	100BASE-TX: Transmit + (Auto MDIX: Receive +)
187	LAN_TX0_N	TX-	O	100BASE-TX: Transmit - (Auto MDIX: Receive -)
195	LAN_RXI_P	RX+	I	100BASE-TX: Receive + (Auto MDIX: Transmit +)
193	LAN_RXI_N	RX-	I	100BASE-TX: Receive - (Auto MDIX: Transmit -)
191	LAN_AGND	GND		Ethernet ground, on VFxx connected to common GND
183	LAN_LINK_AKT#	LED0	O	Link activity indication LED

Continued on next page

Table 15: Ethernet Pins (Continued)

X1 Pin #	Colibri Signal Name	PHY Signal Name	I/O	Description
185	LAN_SPEED100#	LED1	O	100Mbit/s indication LED

5.4 USB

The Colibri iMX6 provides two USB 2.0 High Speed (480 Mbit/s) ports. One of the two ports (USBC) can be configured as host or client through firmware interfaces. The port cannot be used as a true OTG controller. The USBC controller is also used for the serial loader mode (recovery mode). For more information, see [Section 6](#).

5.4.1 USB Data Signal

Table 16: USB Data Pins

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	I/O	Description
139	USBH_P	USB_H1_DP	I/O	Positive Differential Signal for USB Host port
141	USBH_N	USB_H1_DN	I/O	Negative Differential Signal for USB Host port
143	USBC_P	USB_OTG_DP	I/O	Positive Differential Signal for the shared USB Host / Client port
145	USBC_N	USB_OTG_DN	I/O	Negative Differential Signal for the shared USB Host / Client port

5.4.2 USB Control Signals

Table 17: USB OTG Pins

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	I/O	Description
135	USB_ID	NANDE_D2	I	Use this pin to detect the ID pin if you use USB OTG jack. This is not a dedicated function, it provides the function only as GPIO.
137	USBC_DET	USB_OTG_VBUS GPIO_17	I	Use this pin to detect if VBUS is present (5V USB supply). Please note that this pin is only 3.3V tolerant. This signal is connected to two pins of the i.MX 6 SoC. For more information about the configuration, see Section 4.1 .

If you use the USB Host function you need to generate the 5V USB supply voltage on your carrier board. The Colibri iMX6 provides two optional signals for USB power supply control. We recommend using the following pins to ensure best possible compatibility, however, use of these signals is not mandatory and other GPIOs may be used instead. The USB OTG jack features an ID pin which allows detecting whether a type A or type B plug is plugged in. The Colibri iMX6 module does not support true OTG, but the interface can be configured as host or client.

Table 18: USB Power Control Pins

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	I/O	Description
129	USBH_PEN	EIM_D31	O	This pin enables the external USB voltage supply.
131	USBH_OC	EIM_D30	I	USB overcurrent, this pin can Signal an over current condition in the USB supply.

5.5 Display

The Colibri iMX6 features one Image Processing Unit (IPU). The unit provides camera and display connectivity and related processing synchronization and control. The output of the IPU can be routed individually to each of the display output interfaces such as the two parallel LCD and HDMI. The IPU has 2 display ports (not to be confused with the DisplayPort standard). This means up to two external display output ports can be active at any given time.

Features of the Video Graphics Sub System include:

- Video Processing Unit (multi-standard video encoder/decoder)
- OpenGL ES 2.0
- 3D GPU
- 2D GPU
- OpenVG acceleration
- Fully programmable display timing and resolution

5.5.1 Parallel RGB LCD interface

The Colibri iMX6 provides up to two parallel LCD interfaces on the SODIMM connector. They support up to 24-bit colour per pixel. One of the two 24bit parallel interfaces is provided as a standard interface which is compatible with the entire Colibri family. The 24bit colour mapping is different from other Colibri modules, and therefore only the 18bit mode is ensured to be compatible with the other modules. The second parallel RGB interface is available as an alternate function.

Features

- Up to WUXGA (1920×1200) resolution
- Up to 24-bit colour
- Supports parallel TTL displays and smart displays
- Max pixel clock 165MHz

Table 19: Standard Parallel RGB LCD Interface Pins

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	I/O	24bit RGB Interface	18bit RGB Interface	16bit RGB Interface
76	LDD00	DISP0_DAT0	O	B0	B0	B0
70	LDD01	DISP0_DAT1	O	B1	B1	B1
60	LDD02	DISP0_DAT2	O	B2	B2	B2
58	LDD03	DISP0_DAT3	O	B3	B3	B3
78	LDD04	DISP0_DAT4	O	B4	B4	B4
72	LDD05	DISP0_DAT5	O	B5	B5	G0
80	LDD06	DISP0_DAT6	O	B6	G0	G1
46	LDD07	DISP0_DAT7	O	B7	G1	G2
62	LDD08	DISP0_DAT8	O	G0	G2	G3

Continued on next page

Table 19: Standard Parallel RGB LCD Interface Pins (Continued)

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	I/O	24bit RGB Interface	18bit RGB Interface	16bit RGB Interface
48	LDD09	DISP0_DAT9	O	G1	G3	G4
74	LDD10	DISP0_DAT10	O	G2	G4	G5
50	LDD11	DISP0_DAT11	O	G3	G5	R0
52	LDD12	DISP0_DAT12	O	G4	R0	R1
54	LDD13	DISP0_DAT13	O	G5	R1	R2
66	LDD14	DISP0_DAT14	O	G6	R2	R3
64	LDD15	DISP0_DAT15	O	G7	R3	R4
57	LDD16	DISP0_DAT16	O	R0	R4	
61	LDD17	DISP0_DAT17	O	R1	R5	
136	ADDRESS24 LLD18	DISP0_DAT18	O	R2		
138	ADDRESS23 LLD19	DISP0_DAT19	O	R3		
140	ADDRESS22 LLD20	DISP0_DAT20	O	R4		
142	ADDRESS21 LLD21	DISP0_DAT21	O	R5		
144	ADDRESS20 LLD22	DISP0_DAT22	O	R6		
146	ADDRESS19 LLD23	DISP0_DAT23	O	R7		
44	L_BIAS	DIO_PIN15	O	Data Enable (other names: Output Enable, L_BIAS)		
68	L_LCLK	DIO_PIN02	O	Horizontal Sync (other names: Line Clock, L_LCKL)		
82	L_FCLK	DIO_PIN03	O	Vertical Sync (other names: Frame Clock, L_FCLK)		
56	L_PCLK	DIO_DISP_CLK	O	Pixel Clock (other names: Dot Clock, L_PCLK_WR)		

Many applications will also require some signals to control the backlight and/or display enabling. You can use any free GPIO for these functions but we recommend using the same signals as used on our standard carrier boards to ensure minimal software configuration overhead. PWM capable signals can be used to control the backlight brightness on many display panels - see [Section 5.13](#).

A secondary LCD interface is available as alternate function. This alternate function is not compatible with other Colibri modules. Therefore, use the secondary LCD interface with caution.

Table 20: Additional Parallel RGB LCD Interface Pins on alternate functions

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	I/O	24bit RGB Interface	18bit RGB Interface	16bit RGB Interface
112	ADDRESS9	DISP0_DAT0	O	B0	B0	B0
110	ADDRESS8	DISP0_DAT1	O	B1	B1	B1
125	ADDRESS7	DISP0_DAT2	O	B2	B2	B2
123	ADDRESS6	DISP0_DAT3	O	B3	B3	B3
121	ADDRESS5	DISP0_DAT4	O	B4	B4	B4
119	ADDRESS4	DISP0_DAT5	O	B5	B5	G0

Continued on next page

Table 20: Additional Parallel RGB LCD Interface Pins on alternate functions (Continued)

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	I/O	24bit RGB Interface	18bit RGB Interface	16bit RGB Interface
117	ADDRESS3	DISP0_DAT6	O	B6	G0	G1
115	ADDRESS2	DISP0_DAT7	O	B7	G1	G2
113	ADDRESS1	DISP0_DAT8	O	G0	G2	G3
111	ADDRESS0	DISP0_DAT9	O	G1	G3	G4
128	DQM1	DISP0_DAT10	O	G2	G4	G5
126	DQM0	DISP0_DAT11	O	G3	G5	R0
101	nPIOW CIF_D2	DISP0_DAT12	O	G4	R0	R1
103	nPIOR CIF_D3	DISP0_DAT13	O	G5	R1	R2
79	PBVD1 CIF_D4	DISP0_DAT14	O	G6	R2	R3
97	nPOE CIF_D5	DISP0_DAT15	O	G7	R3	R4
67	PWM_D, CIF_D6	DISP0_DAT16	O	R0	R4	
59	PWM_A, CIF_D7	DISP0_DAT17	O	R1	R5	
85	CID_D8, nPPEN	DISP0_DAT18	O	R2		
65	CIF_D9, PS2_SDA2	DISP0_DAT19	O	R3		
129	USBH_PEN	DISP0_DAT20	O	R4		
131	USBH_OC	DISP0_DAT21	O	R5		
71	CIF_D0 BL_ON	DISP0_DAT22	O	R6		
73		DISP0_DAT23	O	R7		
114	ADDRESS10	DIO_PIN15	O	Data Enable (other names: Output Enable, L_BIAS)		
116	ADDRESS11	DIO_PIN02	O	Horizontal Sync (other names: Line Clock, L_LCKL)		
118	ADDRESS12	DIO_PIN03	O	Vertical Sync (other names: Frame Clock, L_FCLK)		
45	PRDY WAKE1	DIO_DISP_CLK	O	Pixel Clock (other names: Dot Clock, L_PCLK_WR)		

5.5.2 LVDS

Colibri iMX6 does not have a native LVDS interface. However, it is very easy to use the parallel LCD port with an LVDS transmitter. The Colibri Evaluation board provides a reference design for an LVDS interface implementation. Contact Toradex if you have any questions about how to connect a LVDS transmitter. The i.MX 6 SoC has an integrated LVDS interface, but these signals are not available on the Colibri module.

5.5.3 HDMI

HDMI provides a unified method of transferring both video and audio data over a TMDS compatible physical link to an audio/visual display device. The HDMI interface is electrically compatible with the DVI standard. The HDMI interface is available on the X2 FFC connector on the bottom of the Colibri iMX6 module. This interface is compatible with the Colibri T20 and T30 modules.

Features

- HDMI 1.4a up to 1080p60
- Pixel Clock from 13.5MHz up to 266MHz
- Supports digital sound
- High-bandwidth Content Protection (HDCP, separate license needed)
- CEC interface

Table 21: HDMI Interface Signals (FFC)

X2 Pin #	Colibri Signal Name	i.MX6 Ball Name	I/O	Description
2	TMDS_CLK_P	HDMI_CLKP	O	HDMI Differential Clock
3	TMDS_CLK_N	HDMI_CLKM	O	
5	TMDS_DATA0_P	HDMI_D0P	O	HDMI Differential Data
6	TMDS_DATA0_N	HDMI_D0M	O	
8	TMDS_DATA1_P	HDMI_D1P	O	HDMI Differential Data
9	TMDS_DATA1_N	HDMI_D1M	O	
11	TMDS_DATA2_P	HDMI_D2P	O	HDMI Differential Data
12	TMDS_DATA2_N	HDMI_D2M	O	
14	HOTPLUG_DETECT	HDMI_HPD	I	Hot Plug Detect
16	DDC_SDA	KEY_ROW3	I/O	Display Data Channel, level shifter on module, 5V tolerant
15	DDC_SCL	KEY_COL3	O	

Table 22: Additional Display Signals (SODIMM)

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
186	ADDRESS17	KEY_ROW2	HDMI_TX_CEC_LINE	I/O	HDMI Consumer Electronic Control (not primary function of these pins)
86	SSPFRM (SPI CS)	EIM_A25			

5.5.4 Analog VGA

The Colibri iMX6 does not have a native Analogue VGA interface. However, it is possible to implement a VGA interface on the carrier board using a VGA DAC. The Colibri Evaluation board features a reference design for such a VGA DAC.

5.5.5 DDC (Display Data Channel)

The Colibri iMX6 provides a dedicated DDC interface for the HDMI port. These signals are located on the FFC connector on the bottom of the module. The DDC is a 5V logic level signal. A bidirectional level shifter is on the module which is 5V tolerant. A pull up resistor to the 5V supply of the DDC is required on the carrier board. If an additional DDC is required for the parallel RGB LCD interfaces, one of the I2C interfaces can be used. Please note that the other I2C interfaces have a logic level of 3.3V and will therefore require a level shifter if used for this purpose.

Table 23: HDMI DDC

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	I/O	Description
16	DDC_SDA	KEY_ROW3	I/O	Display Data Channel, level shifter on module, 5V tolerant
15	DDC_SCL	KEY_COL3	O	

5.5.6 Display Serial Interface (DSI)

The Colibri iMX6 does not support the Display Serial Interface that is available on the Freescale i.MX 6 SoC.

5.6 PCI Express

The Colibri iMX6 does not support the PCI Express Interface that is available on the Freescale i.MX 6 SoC.

5.7 SATA

The Colibri iMX6 does not support the SATA Interface that is available on some of the Freescale i.MX 6 SoC variants.

5.8 IDE

The Colibri iMX6 does not support the Integrated Drive Electronics interface (IDE).

5.9 External Memory Bus

The Colibri iMX6 features an external memory bus. Freescale refers to this bus in their documentation as the "External Interface Module" EIM. No internal devices are connected to the external memory bus. Hence the memory bus configuration can be optimized for any application specific requirements without restrictions. The external memory bus is typically used to connect high speed devices like FPGAs, DSPs, secondary Ethernet controllers, CAN controllers, etc.

Features

- Non-multiplexed mode: 16-bit data bus width (compatible with other Colibri modules)
- Multiplexed mode up to 32-bit data bus width (not compatible with other Colibri modules)
- Up to 26-bit address bus width (16 bit compatible with other modules)
- Asynchronous and burst mode
- Multiplexed and de-multiplexed address/data mode
- Maximum main clock frequency of 133 MHz
- Up to four chip select signals

5.9.1 Non-Multiplexed Mode

This mode uses different pins for the address and data signals. The interface is compatible with other Colibri modules. The interface cannot be used with 32bit data bus width as the EIM_DATA16 signal

is not present on the SODIMM edge connector. The following configurations can be used in the non-multiplexed mode:

Table 24: Non-Multiplexed Signal Mapping

Peripheral Signals	8 bit		16 bit
	MUM = 0, DSZ = 100	MUM = 0, DSZ = 101	MUM = 0, DSZ = 001
A[15:0]	EIM_DA[15:0]	EIM_DA[15:0]	EIM_DA[15:0]
A[25:16]	EIM_A[25:16]	EIM_A[25:16]	EIM_A[25:16]
D[7:0]	EIM_D[7:0]	EIM_D[15:8]	EIM_D[7:0]
DQM0	EIM_EB0	EIM_EB1	EIM_EB0
D[15:8]			EIM_D[15:8]
DQM1			EIM_EB1

5.9.2 Multiplexed Mode

In multiplexed mode, AD[15:0] are used for both the data and address signals. This reduces the number of signals required to connect to a device. Multiplexed mode is not compatible with the Colibri T20/T30 and Colibri PXA270 modules due to different signal mapping. The EIM_LBA signal (X1 pin 150) is used for selecting between address and data.

Table 25: Multiplexed Signal Mapping

Peripheral Signals (demultiplexed)	16 bit	32 bit
	MUM = 1, DSZ = 001	MUM = 1, DSZ = 011
A[15:0]	EIM_DA[15:0]	EIM_DA[15:0]
A[25:16]	EIM_A[25:16]	EIM_D[9:0]
D[7:0]	EIM_DA[7:0]	EIM_DA[7:0]
DQM0	EIM_EB0	EIM_EB0
D[15:8]	EIM_DA[15:8]	EIM_DA[15:8]
DQM1	EIM_EB1	EIM_EB1
D[23:16]		EIM_D[7:0]
DQM2		Not available
D[31:24]		EIM_D[15:8]
DQM3		EIM_EB3

5.9.3 Memory Bus Signals

Table 26: Standard Memory Bus Signals (compatible with other Colibri modules)

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
111	ADDRESS0	EIM_DA0	EIM_DA0	I/O	Non-multiplexed mode: address bits 15 to 0 Multiplexed mode: address and data bits 15 to 0
113	ADDRESS1	EIM_DA1	EIM_DA1	I/O	

Continued on next page

Table 26: Standard Memory Bus Signals (compatible with other Colibri modules) (Continued)

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description	
115	ADDRESS2	EIM_DA2	EIM_DA2	I/O		
117	ADDRESS3	EIM_DA3	EIM_DA3	I/O		
119	ADDRESS4	EIM_DA4	EIM_DA4	I/O		
121	ADDRESS5	EIM_DA5	EIM_DA5	I/O		
123	ADDRESS6	EIM_DA6	EIM_DA6	I/O		
125	ADDRESS7	EIM_DA7	EIM_DA7	I/O		
110	ADDRESS8	EIM_DA8	EIM_DA8	I/O	Non-multiplexed mode: address bits 15 to 0 Multiplexed mode: address and data bits 15 to 0	
112	ADDRESS9	EIM_DA9	EIM_DA9	I/O		
114	ADDRESS10	EIM_DA10	EIM_DA10	I/O		
116	ADDRESS11	EIM_DA11	EIM_DA11	I/O		
118	ADDRESS12	EIM_DA12	EIM_DA12	I/O		
120	ADDRESS13	EIM_DA13	EIM_DA13	I/O		
122	ADDRESS14	EIM_DA14	EIM_DA14	I/O		
124	ADDRESS15	EIM_DA15	EIM_DA15	I/O		
149	DATA0	CSI0_DATA_EN	EIM_DA0	I/O		Non-multiplexed mode: data bits 15 to 0 Multiplexed mode: data bits 32 to 16
151	DATA1	CSI0_VSYNC	EIM_DA1	I/O		
153	DATA2	CSI0_DAT4	EIM_DA2	I/O		
155	DATA3	CSI0_DAT5	EIM_DA3	I/O		
157	DATA4	CSI0_DAT6	EIM_DA4	I/O		
159	DATA5	CSI0_DAT7	EIM_DA5	I/O		
161	DATA6	CSI0_DAT8	EIM_DA6	I/O		
163	DATA7	CSI0_DAT9	EIM_DA7	I/O		
165	DATA8	CSI0_DAT12	EIM_DA8	I/O		
167	DATA9	CSI0_DAT13	EIM_DA9	I/O		
169	DATA10	CSI0_DAT14	EIM_DA10	I/O		
171	DATA11	CSI0_DAT15	EIM_DA11	I/O		
173	DATA12	CSI0_DAT16	EIM_DA12	I/O		
175	DATA13	CSI0_DAT17	EIM_DA13	I/O		
177	DATA14	CSI0_DAT18	EIM_DA14	I/O		
179	DATA15	CSI0_DAT19	EIM_DA15	I/O		
91	nOE	EIM_OE	EIM_OE	O	Output Enable	
89	nWE	EIM_RW	EIM_RW	O	Write Enable	
93	RDnWR		EIM_RW	O	Buffered Write Enable, see Section 4.1	
99	nPWE		EIM_RW	O	Buffered Write Enable, see Section 4.1	
95	RDY	EIM_WAIT	EIM_WAIT	I	Ready/Busy/Wait signal	
105	nEXT_CS0_CAN	EIM_CS0	EIM_CS0	O	Chip select signals	
107	nEXT_CS1	EIM_CS1	EIM_CS1	O		
106	nEXT_CS2	SD2_DATA1	EIM_CS2	O		

Continued on next page

Table 26: Standard Memory Bus Signals (compatible with other Colibri modules) (Continued)

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
126	DQM0	EIM_EB0	EIM_EB0	O	Byte Enable Mask, corresponds to D[7:0]
128	DQM1	EIM_EB1	EIM_EB1	O	Byte Enable Mask, corresponds to D[15:8]
152	DATA17	EIM_BCLK	EIM_BCLK	O	Burst Clock
150	DATA16	EIM_LBA	EIM_LBA	O	Address Valid, used for multiplexed bus only

Table 27: Additional Memory Bus Signals (not compatible with other Colibri modules)

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
94	nPCE1 CIF_LV	EIM_EB3	EIM_EB3_B	O	Byte Enable Mask, corresponds to D[31:24]
136	ADDRESS24 LLD18	DISP0_DAT18	EIM_CS2_B	O	Alternative CS2 output
130	DQM2	SD2_DAT2	EIM_CS3_B	O	Chip select Signal
138	ADDRESS23 LLD19	DISP0_DAT19			
75	PRST CIF_MCLK	NANDE_CS2	EIM_CRE	O	CRE/PS signal for CellularRam memory
95	RDY	EIM_WAIT	EIM_DTACK_B	I	Data Acknowledge, pin is shared with the Ready/Busy/Wait signal
45	PRDY/WAKE1	EIM_A16	EIM_ADDR16	O	Additional address bits 26 to 16, can be used for multiplexed and non-multiplexed mode
101	nPIOW CIF_D2	EIM_A17	EIM_ADDR17	O	
103	nPIOR CIF_D3	EIM_A18	EIM_ADDR18	O	
79	PBVD1 CIF_D4	EIM_A19	EIM_ADDR19	O	
97	nPOE CIF_D5	EIM_A20	EIM_ADDR20	O	
67	PWM_D, CIF_D6	EIM_A21	EIM_ADDR21	O	
59	PWM_A, CIF_D7	EIM_A22	EIM_ADDR22	O	
85	nPPEN CIF_D8	EIM_A23	EIM_ADDR23	O	
65	PS2_SDA2 CIF_D9	EIM_A24	EIM_ADDR24	O	
86	SSPFRM (SPI CS)	EIM_A25	EIM_ADDR25	O	
154	DATA18	NANDE_CS3	EIM_ADDR26	O	

5.10 I²C

The Freescale i.MX 6 SoC provides up to four I²C controllers and an additional DDC controller. They implement the I²C V2.1 specification. All can be used in master or slave mode. The port I²C2 is used for power management and is not available externally. Port I²C3 is available as standard I²C on the module connector. Port I²C1 is only available as alternate function. The fourth port I²C4 is only available on the Solo and DualLite variant of the i.MX 6 and only as an alternate function.

The HDMI DDC controller is a dedicated I2C controller. It is intended to be used for the DDC or EDID interface. It cannot be used as a general purpose I2C interface. The pins are located on the X2 FFC connector on the bottom of the Colibri iMX6 module.

Features:

- Supports 100kbit/s and fast mode 400kbit/s data transfer
- Multimaster operation
- Software-selectable acknowledge bit
- Interrupt driven, byte-by-byte data transfer
- Start and stop signal generation and detection
- Repeated start signal generation
- Acknowledge bit generation and detection
- Bus-busy detection
- Calling address identification interrupts
- Master supports clock stretching by the slave

There are a lot of low speed devices which use I2C interfaces such as RTCs and sensors, but it is also commonly used to configure other devices such as cameras or displays. The I2C Bus can also be used to communicate with SMB Bus devices.

Table 28: I²C Signals (Colibri family compatible interface)

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
194	I2C_SDA	GPIO_6	I2C3_SDA	I/O	Open Drain Data Signal Port 3
196	I2C_SCL	GPIO_3	I2C3_SCL	I/O	Clock Signal Port 3

Table 29: HDMI DDC Signals (FFC)

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
16	DDC_SDA	KEY_ROW3	HDMI_TX_DDC_SDA	I/O	Display Data Channel, level shifter on module, 5V tolerant
15	DDC_SCL	KEY_COL3	HDMI_TX_DDC_SCL	O	

Table 30: Alternate I²C Signals (additional, not compatible with other Colibri family modules)

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
92	SSPTXD (SPI TXD)	EIM_D28	I2C1_SDA	I/O	Open Drain Data Signal Port 1
161	DATA6	CSI0_DAT8			

Continued on next page

Table 30: Alternate I²C Signals (additional, not compatible with other Colibri family modules) (Continued)

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
88	SSPSCLK (SPI CLK)	EIM_D21	I2C1_SCL	I/O	Clock Signal Port 1
163	DATA7	CSIO_DAT9			
77		EIM_D18	I2C3_SDA	I/O	Alternate Open Drain Data Signal Port 3
176	DATA29	GPIO_5			
96	nPCE2 CIF_PCLK	EIM_D17	I2C3_SCL	I/O	Alternate Clock Signal Port 3
63	PS2_SCL1	GPIO_8			
154	DATA18	NANDE_CS3	I2C4_SDA	I/O	Open Drain Data Signal Port 4
55	PS2_SDA1	GPIO_7			
162	DATA22	NANDE_WPn	I2C4_SCL	I/O	Clock Signal Port 4

5.10.1 Real-Time Clock (RTC) recommendation

The Colibri iMX6 module features a RTC circuit which is located inside the SoC. The RTC is equipped with an accurate 32.768 kHz quartz crystal and can be used for time keeping. The RTC is sourced from the VCC_BATT (pin 40) supply pin.

The RTC on the module is not designed for ultra-low power consumption (typical current consumption can be found in [Section 8.3](#)). Therefore, a standard lithium coin cell battery can be drain faster than required for certain designs. If a rechargeable RTC battery is not a solution, it is recommended to use an external ultra-low power RTC IC on the carrier board instead. In this case, add the external RTC to the I2C1 interface of the module and source the VCC_BACKUP pin from the 3.3V rail that sources also the main module rail. A suitable reference schematic can be found in the schematic diagram of the Colibri evaluation board.

5.11 UART

The Colibri iMX6 provides up to five serial UART interfaces. Three of them are available on dedicated UART pins which are compatible with other Colibri modules. The fourth and fifth UARTs are only available as an alternate function. These UARTs are not compatible with other Colibri modules. Therefore, the fourth and fifth UART should only be used if compatibility with other Colibri modules is not required.

The i.MX 6 UART1 (defined as Colibri UART_A interface) is the only full featured UART and is used as standard debug interface for the Toradex Embedded Linux and Windows Embedded Compact operating systems. It is recommended that at least the RXD and TXD lines of this port are kept accessible for system debugging.

The ring indicator (RI) of UART_A is not available at its dedicated pin 37. This signal is only available as an alternate function. If this signal is required and compatibility with the Colibri family is mandatory, then it needs to be emulated by using the GPIO located at SODIMM pin 37. The UARTs of the i.MX 6 can be configured either in DTE (Data Terminal Equipment) or DCE (Data Communication Equipment) mode. Changing the mode will change the direction of all UART pins (data and all control signals). To ensure compatibility with the entire Colibri family, the UARTs need to be configured in DTE mode.

Particular attention should be paid to the names of the i.MX 6 data signals. In DTE mode, the UARTx_RX_DATA port is transmitting data from the SoC while the UARTx_TX_DATA port is receiving it. Therefore, the RX and TX signals need to be swapped. In the following signal descriptions, the port direction is always described for DTE mode.

UART Features

- High-speed TIA/EIA-232F compatible (up to 5 Mbit/s)
- IrDA-compatible (up to 115.2kbit/s)
- 7 or 8 data bits (9 bit for RS485)
- 1 or 2 stop bits
- Optional parity bit (even or odd)
- Hardware flow control
- Auto detect baud rate
- 32 entries FIFO for receive and transmit

Table 31: UART_A Signal Pins

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
33	UART_A_RXD	CSI0_DAT10	UART1_TX_DATA	I	Received Data
35	UART_A_TXD	CSI0_DAT11	UART1_RX_DATA	O	Transmitted
27	UART_A_RTS	EIM_D20	UART1_RTS_B	O	Request to Send
25	UART_A_CTS, Keypad_In<0>	EIM_D19	UART1_CTS_B	I	Clear to Send
23	UART_A_DTR	EIM_D24	UART1_DTR_B	O	Data Terminal Ready
29	UART_A_DSR	EIM_D25	UART1_DSR_B	I	Data Set Ready
31	UART_A_DCD	EIM_D23	UART1_DCD_B	I	Data Carrier Detect
37	UART_A_RI, Keypad_In<4>	NANDE_D7	GPIO2_IO07	I	Ring Indicator, GPIO only, RI need to be emulated

Table 32: UART_B Signal Pins

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
36	UART_B_RXD	SD4_DAT7	UART2_TX_DATA	I	Received Data
38	UART_B_TXD	SD4_DAT4	UART2_RX_DATA	O	Transmitted Data
34	UART_B_RTS	SD4_DAT5	UART2_RTS_B	O	Request to Send
32	UART_B_CTS	SD4_DAT6	UART2_CTS_B	I	Clear to Send

Table 33: UART_C Signal Pins

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
19	UART_C_RXD	SD4_CMD	UART3_TX_DATA	I	Received Data
21	UART_C_TXD	SD4_CLK	UART3_RX_DATA	O	Transmitted Data

Table 34: Signal Pins of additional UART Ports

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
165	DATA8	CSI0_DAT12	UART4_TX_DATA	I	Received Data
167	DATA9	CSI0_DAT13	UART4_RX_DATA	O	Transmitted Data
173	DATA12	CSI0_DAT16	UART4_RTS_B	O	Request to Send
175	DATA13	CSI0_DAT17	UART4_CTS_B	I	Clear to Send
169	DATA10	CSI0_DAT14	UART5_TX_DATA	I	Received Data
171	DATA11	CSI0_DAT15	UART5_RX_DATA	O	Transmitted Data
177	DATA14	CSI0_DAT18	UART5_RTS_B	O	Request to Send
179	DATA15	CSI0_DAT19	UART5_CTS_B	I	Clear to Send

These UART ports are only available as alternate functions. Compatibility with other Colibri modules cannot be guaranteed, as they are not standard Colibri module interfaces.

Table 35: Alternate UART Signals (additional, not compatible with other Colibri family modules)

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
94	nPCE1 CIF_LV	EIM_EB3	UART1_RI_B	I	Ring Indicator
55	PS2_SDA1	GPIO_7			
71	BL_ON, CIF_D0	EIM_D26	UART2_TX_DATA	I	Alternate Received Data
63	PS2_SCL1	GPIO_8			
73		EIM_D27	UART2_RX_DATA	O	Alternate Transmitted Data
81	PCD CIF_FV	EIM_D29	UART2_RTS_B	O	Alternate Request to Send
92	SSPTXD (SPI TXD)	EIM_D28	UART2_CTS_B	I	Clear to Send
23	UART_A_DTR	EIM_D24	UART3_TX_DATA	I	Alternate Received Data
29	UART_A_DSR	EIM_D25	UART3_RX_DATA	O	Alternate Transmitted Data
94	nPCE1 CIF_LV	EIM_EB3	UART3_RTS_B	O	Alternate Request to Send
129	USBH_PEN	EIM_D31			
31	UART_A_DCD	EIM_D23	UART3_CTS_B	I	Clear to Send
131	USBH_OC	EIM_D30			

5.12 SPI

The i.MX 6 Solo and DualLite provide 4 SPI controllers (in the reference manual called Enhanced Configurable SPI, ECSPI) all of which are available on the module edge connector. One SPI interface is available as standard Colibri module interface. This interface is compatible with other Colibri modules. The other SPI interfaces are available as alternate functions. These interfaces are not compatible with other Colibri modules. Please first use the standard Colibri SPI interface before using the others.

The SPI ports operate at up to 23 Mbps and provide full duplex, synchronous, serial communication between the Colibri module and internal or external peripheral devices. Each SPI port consists of four signals; clock, chip select (frame), data in and data out. There are additional chip select signals available

as alternate functions to support multiple peripherals.

Features:

- Up to 23 Mbps
- 32bit x 64 deep FIFO (RX and TX)
- Master/Slave configurable
- Simultaneous receive and transmit
- Low power mode

Each SPI channel supports four different modes of the SPI protocol:

Table 36: SPI Modes

SPI Mode	Clock Polarity	Clock Phase	Description
0	0	0	Clock is positive polarity and the data is latched on the positive edge of SCK
1	0	1	Clock is positive polarity and the data is latched on the negative edge of SCK
2	1	0	Clock is negative polarity and the data is latched on the positive edge of SCK
4	1	1	Clock is negative polarity and the data is latched on the negative edge of SCK

SPI can be used as a fast interface for ADCs, DACs, FPGAs, etc. Some LCD displays require configuration over SPI prior to being driven via the RGB or LVDS interface.

Pay attention to the data direction of the signals in master respectively slave mode. The following table describes the data direction of the signals at the module side.

Table 37: SPI Signal Direction in Master and Slave Mode

i.MX6 Port Name	Master Mode		Slave Mode	
	I/O	Description	I/O	Description
ECSPiX_MOSI	O	Master Output, Slave Input	I	Master Output, Slave Input
ECSPiX_MISO	I	Master Input, Slave Output	O	Master Input, Slave Output
ECSPiX_SS0	O	Slave Select	I	Slave Select
ECSPiX_SCLK	O	Serial Clock	I	Serial Clock

In the Colibri module standard, only the SPI master mode is specified. Therefore, the slave mode might not be compatible with other modules. The signal direction in the following tables corresponds to the SPI master mode.

Table 38: SPI Signals (Colibri family compatible interface)

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
92	SSPTXD (SPI TXD)	EIM_D28	ECSPi4_MOSI	O	Master Output, Slave Input
90	SSPRXD (SPI RXD)	EIM_D22	ECSPi4_MISO	I	Master Input, Slave Output

Continued on next page

Table 38: SPI Signals (Colibri family compatible interface) (Continued)

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
86	SSPFRM (SPI CS)	EIM_A25	ECSPI4_SS1	O	Slave Select
88	SSPCLK (SPI CLK)	EIM_D21	ECSPI4_SCLK	O	Serial Clock

Table 39: SPI Signals (additional, not compatible with other modules)

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
27	UART_A_RTS	EIM_D20	ECSPI4_SS0	O	Slave Select 0
81	PCD CIF_FV	EIM_D29			
23	UART_A_DTR	EIM_D24	ECSPI4_SS2	O	Slave Select 2
29	UART_A_DSR	EIM_D25	ECSPI4_SS3	O	Slave Select 3
94	nPCE1 CIF_LV	EIM_EB3	ECSPI4_RDY	I	Data ready signal
142	ADDRESS21 LLD21	DISP0_DAT21	ECSPI1_MOSI	O	Master Output, Slave Input
155	DATA3	CSIO_DAT5			
77	0	EIM_D18			
144	ADDRESS20 LLD22	DISP0_DAT22	ECSPI1_MISO	I	Master Input, Slave Output
157	DATA4	CSIO_DAT6			
96	nPCE2 CIF_PCLK	EIM_D17	ECSPI1_SS0	O	Slave Select 0
146	ADDRESS19 LLD23	DISP0_DAT23			
159	DATA5	CSIO_DAT7			
184	ADDRESS18	KEY_COL2	ECSPI1_SS2	O	Slave Select 2
25	UART_A_CTS	EIM_D19			
64	LDD15	DISP0_DAT15			
186	ADDRESS17	KEY_ROW2	ECSPI1_SS3	O	Slave Select 3
23	UART_A_DTR	EIM_D24			
29	UART_A_DSR	EIM_D25	ECSPI1_SCLK	O	Serial Clock
140	ADDRESS22 LLD20	DISP0_DAT20			
153	DATA2	CSIO_DAT4			
168	DATA25	GPIO_19	ECSPI1_RDY	I	Data ready signal
107	nEXT_CS1	EIM_CS1	ECSPI2_MOSI	O	Master Output, Slave Input
57	LLD16	DISP0_DAT16			
163	DATA7	CSIO_DAT9			
91	nOE	EIM_OE	ECSPI2_MISO	I	Master Input, Slave Output
61	LLD17	DISP0_DAT17			
33	UART_A_RXD	CSIO_DAT10			

Continued on next page

Table 39: SPI Signals (additional, not compatible with other modules) (Continued)

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
89	nWE	EIM_RW			
136	ADDRESS24 LLD18	DISP0_DAT18	ECSPI2_SS0	O	Slave Select 0
35	UART_A_TXD	CSI0_DAT11			
150	DATA16	EIM_LBA			
64	LDD15	DISP0_DAT15	ECSPI2_SS1	O	Slave Select 1
23	UART_A_DTR	EIM_D24	ECSPI2_SS2	O	Slave Select 2
29	UART_A_DSR	EIM_D25	ECSPI2_SS3	O	Slave Select 3
105	nEXT_CS0_CAN	EIM_CS0			
138	ADDRESS23 LLD19	DISP0_DAT19	ECSPI2_SCLK	O	Serial Clock
161	DATA6	CSI0_DAT8			
86	SSPFRM (SPI CS)	EIM_A25	ECSPI2_RDY	I	Data ready signal
70	LDD001	DISP0_DAT1	ECSPI3_MOSI	O	Master Output, Slave Input
60	LDD002	DISP0_DAT2	ECSPI3_MISO	I	Master Input, Slave Output
58	LDD001	DISP0_DAT3	ECSPI3_SS0	O	Slave Select 0
78	LDD001	DISP0_DAT4	ECSPI3_SS1	O	Slave Select 1
72	LDD001	DISP0_DAT5	ECSPI3_SS2	O	Slave Select 2
80	LDD001	DISP0_DAT6	ECSPI3_SS3	O	Slave Select 3
76	LDD001	DISP0_DAT0	ECSPI3_SCLK	O	Serial Clock
46	LDD001	DISP0_DAT7	ECSPI3_RDY	I	Data ready signal

5.13 PWM (Pulse Width Modulation)

The Colibri iMX6 features a four channel Pulse Width Modulator (PWM). Each PWM channel features a 16-bit up-counter with clock source selection. There is a 16bit 4 level deep FIFO available in order to minimize the interrupt overhead. There is a 12-bit prescaler available for dividing the clock.

The PWM interface can be used as an easy way to emulate a DAC and generate a variable DC voltage if used with a suitable RC circuit. Other uses include control of LED brightness, display backlights or servo motors.

Table 40: PWM Interface Signals

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
28	PWM_B	GPIO_9	PWM1_OUT	O	PWM Output1
67	PWM_D, CIF_D6	GPIO_1 and EIM_A21 ¹	PWM2_OUT	O	PWM Output2
59	PWM_A, CIF_D7	SD4_DAT1 and EIM_A22 ¹	PWM3_OUT	O	PWM Output3
30	PWM_C	SD4_DAT2	PWM4_OUT	O	PWM Output4

¹ This signal is connected to two balls on the i.MX6 SoC.

Table 41: Alternate Locations of PWM Interface Signals (not compatible with other modules)

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
53	MMC_DAT3	SD1_DAT3	PWM1_OUT	O	Alternate PWM Output 1
62	LDD08	DISP0_DAT8			
51	MMC_DAT2	SD1_DAT2	PWM2_OUT	O	Alternate PWM Output 2
48	LDD09	DISP0_DAT9			
49	MMC_DAT1	SD1_DAT1	PWM3_OUT	O	Alternate PWM Output 3
190	MMC_CMD	SD1_CMD	PWM4_OUT	O	Alternate PWM Output 4

5.14 OWR (One Wire)

The Colibri iMX6 does not feature a One Wire interface.

5.15 SD/MMC

The i.MX 6 SoC provides four SDIO interfaces; one is used internally for the eMMC Flash and the other 3 are available on the module edge connector. To ensure carrier board design compatibility with other Colibri modules, only the standard Colibri SD/MMC interface should be used. The second and third SD/MMC interfaces are available as alternate functions.

The interfaces are capable of interfacing with SD Memory Cards, SDIO, MMC, CE-ATA cards and eMMC devices. The controllers can act as both master and slave simultaneously.

The Colibri iMX6 supports UHS-I which allows up to 104 Mbyte/s transfer speed on its standard SD card interface. However, UHS-I requires 1.8V IO level, which is not in the Colibri module specification. Since the 1.8V capability is not mandatory in the Colibri module specification, other modules may support only 3.3V logic level. Pay attention to the SD card signal pull-up resistors on the carrier board. If the interface is used in the 1.8V mode, it is recommended to remove the pullup resistors on the carrier board. The iMX6 features internal pull-up resistors, which can be used instead.

Table 42: SD Transfer Speed

Bus Speed Mode	Max. Clock Frequency	Max. Bus Speed	Signal Voltage	Remarks
Default Speed	25 MHz	12.5 MBytes/s	3.3V	Colibri Standard
High Speed	50 MHz	25 MBytes/s	3.3V	
SDR12	25 MHz	12.5 MBytes/s	1.8V	UHS-I May not be compatible with other modules
SDR25	50 MHz	25 MBytes/s	1.8V	
DDR50	50 MHz	50 MBytes/s	1.8V	
SDR50	100 MHz	50 MBytes/s	1.8V	
SDR104	208 MHz	104 MBytes/s	1.8V	

Features

- Supports SD Memory Card Specification 3.0
- Supports SDIO Card Specification Version 3.0
- Supports MMC System Specification Version 4.2, 4.3, 4.4, and 4.41

- Supports addressing larger capacity SD 3.0 or SD-XC cards up to 2 TByte
- Support SPI mode
- Supports SD UHS-I mode (up to) with 1.8V IO voltage level (only standard SD port)

Table 43: SDIO Interface

i.MX 6 SDIO interface	Max Bus Width	Description
USDHC1	4bit (8bit)	Colibri Standard SD/MMC interface, additional data bits for 8bit interface available as alternate function
USDHC2	8bit	Available as alternate function, not compatible with Colibri standard
USDHC3	8bit	Connected to internal eMMC. Not available at the module edge connector
USDHC4	8bit	Available as secondary function, not compatible with Colibri standard

Table 44: Colibri SD/MMC Signal Pins

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
190	MMC_CMD	SD1_CMD	SD1_CMD	I/O	Command
192	MMC_DAT0	SD1_DAT0	SD1_DATA0	I/O	Serial Data 0
49	MMC_DAT1	SD1_DAT1	SD1_DATA1	I/O	Serial Data 1
51	MMC_DAT2	SD1_DAT2	SD1_DATA2	I/O	Serial Data 2
53	MMC_DAT3	SD1_DAT3	SD1_DATA3	I/O	Serial Data 3
47	MMC_CLK	SD1_CLK	SD1_CLK	O	Serial Clock
43	MMC_CD WAKE0	NANDF_D5	GPIO2_IO05	I	Card Detect (only GPIO)

Table 45: Additional SD/MMC Signals (not compatible with other modules)

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
132	DQM3	NANDF_D0	SD1_DATA4	I/O	Serial Data 4 (only for 8bit MMC)
134	ADDRESS25	NANDF_D1	SD1_DATA5	I/O	Serial Data 5 (only for 8bit MMC)
135	EXT_I00 USB_ID	NANDF_D2	SD1_DATA6	I/O	Serial Data 6 (only for 8bit MMC)
133		NANDF_D3	SD1_DATA7	I/O	Serial Data 7 (only for 8bit MMC)
67	PWM_D CIF_D6	GPIO_1	SD1_CD_B	I	Dedicated Card Detect
28	PWM_B	GPIO_9			
24	nBATT_FAULT SENSE	DIO_PIN4	SD1_WP	I	Write Protect

The additional SD/MMC signals allow the SD/MMC interface to be used as an 8bit interface. The pins are not compatible with other Colibri modules, as it is not part of the Colibri module specification.

Table 46: Additional SD/MMC interfaces (not compatible with other modules)

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
69	PS2_SCL2 CIF_D10	SD2_CMD	SD2_CMD	I/O	Command
98	nPREG CIF_D1	SD2_DAT0	SD2_DATA0	I/O	Serial Data 0
106	nEXT_CS2	SD2_DAT1	SD2_DATA1	I/O	Serial Data 1
130	DQM2	SD2_DAT2	SD2_DATA2	I/O	Serial Data 2
99	nPWE	SD2_DAT3	SD2_DATA3	I/O	Serial Data 3
102		NANDF_D4			
43	MMC_CD, WAKE0	NANDF_D5	SD2_DATA4	I/O	Serial Data 4 (only for 8bit MMC)
127		NANDF_D6	SD2_DATA6	I/O	Serial Data 6 (only for 8bit MMC)
37	UART_A_RI	NANDF_D7	SD2_DATA7	I/O	Serial Data 7 (only for 8bit MMC)
93	RDNWR	SD2_CLK	SD2_CLK	O	Serial Clock
174	DATA28	GPIO_4	SD2_CD_B	I	Card Detect
180	DATA31	GPIO_2	SD2_WP	I	Write Protect
19	UART_C_RXD	SD4_CMD	SD4_CMD	I/O	Command
104		SD4_DAT0	SD4_DATA0	I/O	Serial Data 0
59	PWM_A, CIF_D7	SD4_DAT1	SD4_DATA1	I/O	Serial Data 1
30	PWM_C	SD4_DAT2	SD4_DATA2	I/O	Serial Data 2
100	nPXCVRN	SD4_DAT3	SD4_DATA3	I/O	Serial Data 3
38	UART_B_TXD	SD4_DAT4	SD4_DATA4	I/O	Serial Data 4 (only for 8bit MMC)
34	UART_B_RTS	SD4_DAT5	SD4_DATA5	I/O	Serial Data 5 (only for 8bit MMC)
32	UART_B_CTS	SD4_DAT6	SD4_DATA6	I/O	Serial Data 6 (only for 8bit MMC)
36	UART_B_RXD	SD4_DAT7	SD4_DATA7	I/O	Serial Data 7 (only for 8bit MMC)
21	UART_C_TXD	SD4_CLK	SD4_CLK	O	Serial Clock

5.16 Analogue Audio

The Colibri iMX6 offers analogue audio input and output channels. On the module, a Freescale SGTL5000 chip provides the analogue audio interface. The SGTL5000 is connected over I2S (AUD5) with the i.MX 6 SoC. Please consult the Freescale SGTL5000 datasheet for more information.

Table 47: Analogue Audio Interface Pins

X1 Pin #	Colibri Signal Name	I/O	Description	Pin on the SGTL5000 (20pin QFN)
1	MIC_IN	I	Microphone input	10
3	MIC_GND		Microphone pseudo-ground. Possible to connect to GND. Controlled by GPIO6_IO21 (ball RGMII_TD1)	
5	LINEIN_L	I	Left Line Input	9
7	LINEIN_R	I	Right Line Input	8
15	HEADPHONE_L	O	Headphone Left Output	4

Continued on next page

Table 47: Analogue Audio Interface Pins (Continued)


X1 Pin #	Colibri Signal Name	I/O	Description	Pin on the SGT15000 (20pin QFN)
17	HEADPHONE_R	O	Headphone Right Output	1
13	HEADPHONE_GND		Headphone pseudo-ground (do not connect to ground!)	2

5.17 Audio Codec Interface

The Colibri module does not feature an audio codec interface as standard. Nevertheless, it is possible to access the internal three synchronous serial interfaces (SSI) of the i.MX 6 SoC at the module edge connector as alternate functions. The interfaces can be used as Intel® Audio Codec '97 (also known as AC'97 or AC97) or as I2S (also known as Inter-IC Sound, Integrated Interchip Sound or IIS). The interfaces can be used to connect an additional external audio codec that can provide up to 5.1 channel audio.

The three internal SSI controllers are connected to a digital audio multiplexer (AUDMUX). This multiplexer has four ports which are available at the X1 SODIMM connector. In total, the multiplexer has seven ports which are essentially equal. All ports can be configured as four (input synchronous to the output stream) or six wire interfaces (input and output stream with independent clocks and frame signal). The multiplexer has the full flexibility to connect any port to another (independent whether it is an internal or external port). Each host can be connected to one (point to point) or many (point to multipoint) hosts. With the TXRXEN bit, it is possible to reverse transmit and receive data lines.

Figure 6: Audio Multiplexing



The audio codec on the module which provides the analogue audio interface is connected to the AUD5 interface of the digital audio multiplexer and is used in the I2S mode. If the analogue audio interface is in use, the external AUD5 signal pins cannot be used externally.

Table 48: Synchronous Serial Interface (not compatible with other modules)

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
159	DATA5	CSI0_DAT7	AUD3_RXD	I/O	Data Receive
35	UART_A_TXD	CSI0_DAT11	AUD3_RXFS	I/O	Receive Frame Sync
33	UART_A_RXD	CSI0_DAT10	AUD3_RXC	I/O	Receive Clock
155	DATA3	CSI0_DAT5	AUD3_TXD	I/O	Data Transmit
157	DATA4	CSI0_DAT6	AUD3_TXFS	I/O	Transmit Frame Sync
153	DATA2	CSI0_DAT4	AUD3_TXC	I/O	Transmit Clock

Continued on next page

Table 48: Synchronous Serial Interface (not compatible with other modules) (Continued)

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
98	nPREG_CIF_D1	SD2_DAT0	AUD4_RXD	I/O	Data Receive
146	ADDRESS19_LLD23	DISP0_DAT23			
93	RDnWR	SD2_CLK	AUD4_RXFS	I/O	Receive Frame Sync
136	ADDRESS24_LLD18	DISP0_DAT18			
69	PS2_SCL2_CIF_D10	SD2_CMD	AUD4_RXC	I/O	Receive Clock
138	ADDRESS23_LLD19	DISP0_DAT19			
130	DQM2	SD2_DAT2	AUD4_TXD	I/O	Data Transmit
142	ADDRESS21_LLD21	DISP0_DAT21			
106	nEXT_CS2	SD2_DAT1	AUD4_TXFS	I/O	Transmit Frame Sync
144	ADDRESS20_LLD22	DISP0_DAT22			
99	nPWE	SD2_DAT3	AUD4_TXC	I/O	Transmit Clock
140	ADDRESS22_LLD20	DISP0_DAT20			
138	ADDRESS23_LLD19	DISP0_DAT19	AUD5_RXD	I/O	Data Receive
23	UART_A_DTR	EIM_D24	AUD5_RXFS	I/O	Receive Frame Sync
54	LDD13	DISP0_DAT13			
29	UART_A_DSR	EIM_D25	AUD5_RXC	I/O	Receive Clock
66	LDD14	DISP0_DAT14			
61	LDD17	DISP0_DAT17	AUD5_TXD	I/O	Data Transmit
136	ADDRESS24_LLD18	DISP0_DAT18	AUD5_TXFS	I/O	Transmit Frame Sync
57	LDD16	DISP0_DAT16	AUD5_TXC	I/O	Transmit Clock
24	nBATT_FAULT_SENSE	DI0_PIN4	AUD6_RXD	I/O	Data Receive
72	LDD5	DISP0_DAT5	AUD6_RXFS	I/O	Receive Frame Sync
80	LDD6	DISP0_DAT6	AUD6_RXC	I/O	Receive Clock
68	L_LCLK	DI0_PIN2	AUD6_TXD	I/O	Data Transmit
82	L_FCLK	DI0_PIN3	AUD6_TXFS	I/O	Transmit Frame Sync
44	L_BIAS	DI0_PIN15	AUD6_TXC	I/O	Transmit Clock

5.17.1 Digital Audio Port used as I²S

The SSI interfaces can be used as I²S interfaces with the following features:

- PCM, Network and TDM mode Support
- Master or Slave
- 15×32 bit FIFO for Transmitter and Receiver

- Maximum audio sampling rate 196 kHz

The following signals are used for the I²S interface:

Table 49: Digital Audio port used as Master I²S

i.MX6 Ball Name	i.MX6 Port Name	I ² S Signal Name (Names at Codec)	I/O (at iMX6)	Description
KEY_ROW0	AUD5_TXD	SDIN	O	Serial Data Output from i.MX 6 SoC
KEY_ROW1	AUD5_RXD	SDOUT	I	Serial Data Input to i.MX 6 SoC
KEY_COL1	AUD5_TXFS	WS	O	Word Select, also known as Field Select or LRCLK
KEY_COLO	AUD5_TXC	SCK	O	Serial Continuous Clock

Table 50: Digital Audio port used as Slave I²S

i.MX6 Ball Name	i.MX6 Port Name	I ² S Signal Name (Names at Codec)	I/O (at iMX6)	Description
KEY_ROW1	AUD5_RXD	SDOUT	I	Serial Data Input from i.MX 6 SoC
KEY_ROW0	AUD5_TXD	SDIN	O	Serial Data Output to i.MX 6 SoC
KEY_COL1	AUD5_TXFS	WS	I	Word Select, also known as Field Select or LRCLK
KEY_COLO	AUD5_TXC	SCK	I	Serial Continuous Clock

The audio codecs often require an additional I²C interface for control and a master clock input. Any of the available I²C interfaces can be used (see [Section 5.10](#)). The master clock can be provided by the clock output signal (see [Section 5.23](#)). The internal audio codec uses the I2C2 port of the i.MX 6 SoC which is also used for power management purposes. The master clock is provided by the CCM_CLK01.

5.17.2 Digital Audio Port used as AC'97

The SSI interface can be configured as an AC'97 compatible interface with a maximum frame rate of 48kHz. The AC'97 Audio interface does not require an additional I²C for the control communication. The codec is controlled directly through the AC'97 Audio interface. The AC'97 Audio codec does require a master reference clock, however, a separate crystal/oscillator can be used. Please take care with the pin naming of some codecs. Some devices name their data input pin as SDATA_OUT and the data output pin as SDATA_IN. The names refer to the signals they should be connected to on the host (e.g. i.MX 6 SoC), and not to the signal direction.

Table 51: Digital Audio port used as AC'97

i.MX6 Ball Name	i.MX6 Port Name	AC'97 Signal Name (Names at Codec)	I/O (at iMX6)	Description
KEY_ROW1	AUD5_RXD	SDATA_IN	I	AC'97 Audio Serial Input to i.MX 6
KEY_ROW0	AUD5_TXD	SDATA_OUT	O	AC'97 Audio Serial Output from i.MX 6
KEY_COL1	AUD5_TXFS	SYNC	O	AC'97 Audio Sync
KEY_COLO	AUD5_TXC	BIT_CLK	I	AC'97 Audio Bit Clock
GPIO_0	GPIO1_IO00	RESET#	O	AC'97 Master H/W Reset (use any GPIO)

5.18 Enhanced Serial Audio Interface (ESAI)

The ESAI provides a full-duplex serial port for communication with a variety of serial audio devices including industry-standard codecs, S/PDIF transceivers, and other DSPs. The interface is only available as an alternate function as it is not part of the Colibri module standard.

Features

- Independent (asynchronous) mode or shared (synchronous) mode of the transmitter and receiver
- Master or slave mode
- Up to 5 transmitters and up to 3 receivers at the module edge connector available
- Programmable data interface modes (I2S, LSB aligned, MSB aligned)
- Programmable word length (8, 12, 16, 20 or 24bit)
- AC97 support
- 128word FIFO shared by all transmitters
- 128word FIFO shared by all receivers

Table 52: ESAI Signal Pins

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
194	I2C_SDA	GPIO_6	ESAI_TX_CLK	I/O	TX serial bit clock
180	DATA31	GPIO_2	ESAI_TX_FS	I/O	Frame sync for transmitters and receivers in the synchronous mode and for the transmitters only in asynchronous mode
174	DATA28	GPIO_4	ESAI_TX_HF_CLK	I/O	TX high frequency clock
75	PRST CIF_MCLK	NANDEF_CS2	ESAI_TX0	I/O	TX data 0
137	USBC_DET (USB Client Detection)	GPIO_17			
154	DATA18	NANDEF_CS3	ESAI_TX1	I/O	TX data 1
176	DATA29	GPIO_5	ESAI_TX2_RX3	I/O	TX data 2 or RX data 3
55	PS2_SDA1	GPIO_7	ESAI_TX4_RX1	I/O	TX data 4 or RX data 1
63	PS2_SCL1	GPIO_8	ESAI_TX5_RX0	I/O	TX data 5 or RX data 0
67	PWM_D, CIF_D6	GPIO_1	ESAI_RX_CLK	I/O	RX serial bit clock
28	PWM_B	GPIO_9			
22	nVDD_FAULT SENSE	ENET_REF_CLK	ESAI_RX_FS	I/O	RX frame sync signal in asynchronous mode
196	I2C_SCL	GPIO_3	ESAI_RX_HF_CLK	I/O	RX high frequency clock

5.19 S/PDIF (Sony-Philips Digital Interface I/O)

The S/PDIF interface supports both input and output of serial audio digital interface format data. The input controller can digitally recover a clock from the received stream. The controller conforms to the AES/EBU IEC 60958 standard. The S/PDIF out is available at a module edge pin that is compatible with some other Colibri modules (currently Colibri T20 and Colibri T30). The S/PDIF input signal is only

available as an alternate function and not on the pin that would be compatible with other modules.

Features:

- Internal data width: 24-bit
- Left and right channel 16×24bit FIFO (receive and transmit)

Table 53: S/PDIF Data Pins (compatible with other modules)

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
137	USBC_DET (USB Client Cable)	GPIO_17	SPDIF_OUT	O	Serial data output

Table 54: Additional S/PDIF Data Pins (compatible with other modules)

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
168	DATA25	GPIO_19	SPDIF_OUT	O	Alternate serial data output
90	SSPRXD (SPI RXD)	EIM_D22			
88	SSPSCLK (SPI CLK)	EIM_D21	SPDIF_IN	I	Serial data input

5.20 Touch Panel Interface

The Colibri iMX6 provides a 4-wire resistive touch interface using the ST Microelectronics STMPE811. It is connected with the i.MX 6 SoC via the power management I2C interface (I2C2). The STMPE811 does not support 5-wire operation mode. Please consult the touch-screen-controlleradc for more information.

Table 55: Touch Interface Pins

X1 Pin #	Colibri Signal Name	STMPE811 Pin#	STMPE811 Pin Name	I/O	Description
14	TSPX	13	X+	I/O	X+ (4-wire)
16	TSMX	16	X-	I/O	X- (4-wire)
18	TSPY	15	Y+	I/O	Y+ (4-wire)
20	TSMY	1	Y-	I/O	Y- (4-wire)

5.21 Analogue Inputs

The ST Microelectronics STMPE811 provides 4 analogue input channels. Please consult the ST Microelectronics STMPE811 documentation for more information. All channels are protected with a 47k Ohm series resistor between the module edge connector pins and the input.

Features:

- 12-bit ADC
- 0 to 3.3V rail to rail

Table 56: Analogue Inputs Pins


X1 Pin #	Colibri Signal Name	STMPE811 Pin#	STMPE811 Pin Name	I/O	Description
8	AD0	8	IN0_GPIO0	I/O	ADC input 0
6	AD1	9	IN1_GPIO1	I/O	ADC input 1
4	AD2	11	IN2_GPIO2	I/O	ADC input 2
2	AD3	12	IN3_GPIO3	I/O	ADC input 3

5.22 Camera Interface

The i.MX 6 DualLite/Solo SoC features one Image Processing Units (IPU). The IPU can receive data from TV decoder chips, CMOS sensors, graphics accelerators, and other devices. The IPU is also responsible for sending image data to a display device (see also [Section 5.5](#)).

The IPU has two camera sensor interfaces (CSI). The SoC itself features three camera input ports, two parallel and one MIPI/CSI-2. The first parallel camera port (IPU1.CSI0) is available on pins that are compatible with other Colibri modules. The second parallel camera port is only available as alternate function of other pins. The MIPI/CSI-2 port is not available at all at the module edge connector.

Figure 7: Camera Interface input connectivity



5.22.1 Parallel Camera Interface

The Colibri iMX6 features up to two 20 bit parallel camera interfaces. Only 8 bits of the first camera interface (IPU1.CSI0) are available on pins that are compatible with other Colibri modules. The remaining bits and the second parallel camera interface are only available as alternate functions. These pins are not guaranteed to be compatible with other Colibri modules.

Features

- Raw (Bayer), RGB, YUV input
- Frame size up to 8192×4096 pixels
- 8/16/20bit parallel video interface

- Dedicated synchronisation signals (VSYNC, HSYNC) or embedded in data stream (BT.656)

Although the location for the 8 bits of the camera interface is equal to other modules, the colour mapping might be different. Please carefully read the datasheets for the other Colibri modules for more information regarding available colour modes.

Table 57: Parallel Camera Interface Pins

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
101	nPIOW CIF_D2	EIM_A17	IPU1_CSI1_DATA12	I	Camera pixel data
103	nPIOR CIF_D3	EIM_A18	IPU1_CSI1_DATA13	I	Camera pixel data
79	PBVD1 CIF_D4	EIM_A19	IPU1_CSI1_DATA14	I	Camera pixel data
97	nPOE CIF_D5	EIM_A20	IPU1_CSI1_DATA15	I	Camera pixel data
67	PWM_D CIF_D6	EIM_A21	IPU1_CSI1_DATA16	I	Camera pixel data
59	PWM_A CIF_D7	EIM_A22	IPU1_CSI1_DATA17	I	Camera pixel data
85	nPPEN CIF_D8	EIM_A23	IPU1_CSI1_DATA18	I	Camera pixel data
65	PS2_SDA2 CIF_D9	EIM_A24	IPU1_CSI1_DATA19	I	Camera pixel data
96	nPCE2 CIF_PCLK	EIM_D17	IPU1_CSI1_PIXCLK	I	Camera pixel clock
94	nPCE1 CIF_LV	EIM_EB3	IPU1_CSI1_HSYNC	I	Camera horizontal sync
81	PCD CIF_FV	EIM_D29	IPU1_CSI1_VSYNC	I	Camera vertical sync
75	PRST CIF_MCLK	NANDF_CS2	CCM_CLKO2	O	Camera reference clock output

The camera modules often require an additional I²C interface for control purposes. Any available I²C interface can be used (see [Section 5.10](#)). The following table shows the additional signals for the IPU1_CSI1 camera interface for up to 20 bit connections. Please be aware that these signals are alternate functions and are not compatible with other modules.

Table 58: Additional IPU1_CS1 Signals for 20bit Interface on nonstandard Colibri Pin

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
112	ADDRESS9	EIM_DA9	IPU1_CSI1_DATA00	I	Additional camera pixel data
110	ADDRESS8	EIM_DA8	IPU1_CSI1_DATA01	I	Additional camera pixel data
125	ADDRESS7	EIM_DA7	IPU1_CSI1_DATA02	I	Additional camera pixel data
123	ADDRESS6	EIM_DA6	IPU1_CSI1_DATA03	I	Additional camera pixel data
121	ADDRESS5	EIM_DA5	IPU1_CSI1_DATA04	I	Additional camera pixel data
119	ADDRESS4	EIM_DA4	IPU1_CSI1_DATA05	I	Additional camera pixel data
117	ADDRESS3	EIM_DA3	IPU1_CSI1_DATA06	I	Additional camera pixel data

Continued on next page

Table 58: Additional IPU1_CS1 Signals for 20bit Interface on nonstandard Colibri Pin (Continued)

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
115	ADDRESS2	EIM_DA2	IPU1_CS11_DATA07	I	Additional camera pixel data
113	ADDRESS1	EIM_DA1	IPU1_CS11_DATA08	I	Additional camera pixel data
111	ADDRESS0	EIM_DA0	IPU1_CS11_DATA09	I	Additional camera pixel data
128	DQM1	EIM_EB1	IPU1_CS11_DATA10	I	Additional camera pixel data
90	SSPRXD (SPI RXD)	EIM_D22			
126	DQM0	EIM_EB0	IPU1_CS11_DATA11	I	Additional camera pixel data
88	SSPCLK (SPI CLK)	EIM_D21			
92	SSPTXD (SPI TXD)	EIM_D28	IPU1_CS11_DATA12	I	Alternative pin for camera pixel data 12
73		EIM_D27	IPU1_CS11_DATA13	I	Alternative pin for camera pixel data 13
71	BL_ON CIF_D0	EIM_D26	IPU1_CS11_DATA14	I	Alternative pin for camera pixel data 14
27	UART_A_RTS	EIM_D20	IPU1_CS11_DATA15	I	Alternative pin for camera pixel data 15
25	UART_A_CTS	EIM_D19	IPU1_CS11_DATA16	I	Alternative pin for camera pixel data 16
77		EIM_D18	IPU1_CS11_DATA17	I	Alternative pin for camera pixel data 17
45	PRDY / WAKE1	EIM_A16	IPU1_CS11_PIXCLK	I	Alternative pin for pixel clock
116	ADDRESS11	EIM_DA11	IPU1_CS11_HSYNC	I	Alternative pin for horizontal sync
118	ADDRESS12	EIM_DA12	IPU1_CS11_VSYNC	I	Alternative pin for vertical sync
114	ADDRESS10	EIM_DA10	IPU1_CS11_DATA_EN	I	Pixel data enable
31	UAR_A_DCD	EIM_D23			

Table 59: IPU2_CS0 Signals 20bit Interface on non-standard Colibri Pin

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
71	BL_ON CIF_D0	EIM_D26	IPU1_CS10_DATA01	I	Camera pixel data
73		EIM_D27	IPU1_CS10_DATA00	I	Camera pixel data
129	USBH_PEN	EIM_D31	IPU1_CS10_DATA02	I	Camera pixel data
131	USBH_OC	EIM_D30	IPU1_CS10_DATA03	I	Camera pixel data
153	DATA2	CSI0_DAT4	IPU1_CS10_DATA04	I	Camera pixel data
155	DATA3	CSI0_DAT5	IPU1_CS10_DATA05	I	Camera pixel data
157	DATA4	CSI0_DAT6	IPU1_CS10_DATA06	I	Camera pixel data
159	DATA5	CSI0_DAT7	IPU1_CS10_DATA07	I	Camera pixel data
161	DATA6	CSI0_DAT8	IPU1_CS10_DATA08	I	Camera pixel data
163	DATA7	CSI0_DAT9	IPU1_CS10_DATA09	I	Camera pixel data
33	UART_A_RXD	CSI0_DAT10	IPU1_CS10_DATA10	I	Camera pixel data
35	UART_A_TXD	CSI0_DAT11	IPU1_CS10_DATA11	I	Camera pixel data
165	DATA8	CSI0_DAT12	IPU1_CS10_DATA12	I	Camera pixel data
167	DATA9	CSI0_DAT13	IPU1_CS10_DATA13	I	Camera pixel data

Continued on next page

Table 59: IPU2_CS0 Signals 20bit Interface on non-standard Colibri Pin (Continued)

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
169	DATA10	CSI0_DAT14	IPU1_CSI0_DATA14	I	Camera pixel data
171	DATA11	CSI0_DAT15	IPU1_CSI0_DATA15	I	Camera pixel data
173	DATA12	CSI0_DAT16	IPU1_CSI0_DATA16	I	Camera pixel data
175	DATA13	CSI0_DAT17	IPU1_CSI0_DATA17	I	Camera pixel data
177	DATA14	CSI0_DAT18	IPU1_CSI0_DATA18	I	Camera pixel data
179	DATA15	CSI0_DAT19	IPU1_CSI0_DATA19	I	Camera pixel data
172	DATA27	CSI0_PIXCLK	IPU1_CSI0_PIXCLK	I	Camera pixel clock
170	DATA26	CSI0_MCLK	IPU1_CSI0_HSYNC	I	Camera horizontal sync
151	DATA1	CSI0_VSYNC	IPU1_CSI0_VSYNC	I	Camera vertical sync
149	DATA0	CSI0_DATA_EN	IPU1_CSI0_DATA_EN	I	Pixel data enable

Table 60: Camera Interface Colour Pin Mapping

i.MX6 Port Name	RGB565 8bit 2 cycle	RGB565 8bit 3 cycle	RGB666 8bit 3 cycle	RGB888 8bit 3 cycle	YCbCr 8bit 2 cycle	RGB565 16bit 1 cycle	YCbCr 16bit 1 cycle	YCbCr 16bit 1 cycle	YCbCr 20bit 1 cycle
IPUx_CSIX_DATA00								0	C[0]
IPUx_CSIX_DATA01								0	C[1]
IPUx_CSIX_DATA02								C[0]	C[2]
IPUx_CSIX_DATA03								C[1]	C[3]
IPUx_CSIX_DATA04						B[0]	C[0]	C[2]	C[4]
IPUx_CSIX_DATA05						B[1]	C[1]	C[3]	C[5]
IPUx_CSIX_DATA06						B[2]	C[2]	C[4]	C[6]
IPUx_CSIX_DATA07						B[3]	C[3]	C[5]	C[7]
IPUx_CSIX_DATA08						B[4]	C[4]	C[6]	C[8]
IPUx_CSIX_DATA09						G[0]	C[5]	C[7]	C[9]
IPUx_CSIX_DATA10						G[1]	C[6]	0	Y[0]
IPUx_CSIX_DATA11						G[2]	C[7]	0	Y[1]
IPUx_CSIX_DATA12	B[0],G[3]	R[2],G[4],B[2]	R/G/B[4]	R/G/B[0]	Y/C[0]	G[3]	Y[0]	Y[0]	Y[2]
IPUx_CSIX_DATA13	B[1],G[4]	R[3],G[5],B[3]	R/G/B[5]	R/G/B[1]	Y/C[1]	G[4]	Y[1]	Y[1]	Y[3]
IPUx_CSIX_DATA14	B[2],G[5]	R[4],G[0],B[4]	R/G/B[0]	R/G/B[2]	Y/C[2]	G[5]	Y[2]	Y[2]	Y[4]
IPUx_CSIX_DATA15	B[3],R[0]	R[0],G[1],B[0]	R/G/B[1]	R/G/B[3]	Y/C[3]	R[0]	Y[3]	Y[3]	Y[5]
IPUx_CSIX_DATA16	B[4],R[1]	R[1],G[2],B[1]	R/G/B[2]	R/G/B[4]	Y/C[4]	R[1]	Y[4]	Y[4]	Y[6]
IPUx_CSIX_DATA17	G[0],R[2]	R[2],G[3],B[2]	R/G/B[3]	R/G/B[5]	Y/C[5]	R[2]	Y[5]	Y[5]	Y[7]
IPUx_CSIX_DATA18	G[1],R[3]	R[3],G[4],B[3]	R/G/B[4]	R/G/B[6]	Y/C[6]	R[3]	Y[6]	Y[6]	Y[8]
IPUx_CSIX_DATA19	G[2],R[4]	R[4],G[5],B[4]	R/G/B[5]	R/G/B[7]	Y/C[7]	R[4]	Y[7]	Y[7]	Y[9]

5.22.2 Camera Serial Interface (MIPI/CSI-2)

The Colibri iMX6 does not support the MIPI/CSI-2 interface available on the i.MX 6 SoC. The associated signals are not available on the module edge connector.

5.23 Clock Output

The i.MX 6 SoC has two general purpose clock output channels (CLKO1 and CLKO2) which are available on different SoC pins. The audio codec on the module requires a reference clock which is provided by CLKO1 on the GPIO00 pin of the SoC. The CLKO1 can only be used on the module edge connector pins if the internal audio codec is not used.

The CLKO2 is provided on the module edge connector. The signal is available at the master clock output for the camera interface as well as an alternate function of the I2C CLK signal (pin 196). It is recommended that it is used on the camera interface master clock output pin to increase compatibility with other Colibri modules.

Table 61: Clock Output Signal Pin (compatible with other modules)

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
75	PRST / CIF_MCLK	NANDE_CS2	CCM_CLKO2	O	Master clock output for camera

Table 62: Alternate Clock Output Signal Pins (not compatible with other modules)

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
176	DATA29	GPIO_5			
168	DATA25	GPIO_19	CCM_CLKO1	O	General purpose clock output. Same clock source is also used for audio codec on module. Can only be used if audio codec is not used.
170	DATA26	CSI0_MCLK			
196	I2C_SCL	GPIO_3	CCM_CLKO2	O	Alternate output for CLKO2

5.24 Keypad

You can use any free GPIOs to realize a matrix keypad interface. Additionally, the i.MX 6 SoC features a keyboard controller. As the keyboard controller is only available as an alternate function, this interface is not compatible with other Colibri modules and can only be used if the required pins are being used for their primary function.

The keyboard controller eliminates the requirement for de-bounce capacitors and pull up resistors. It can handle up to two buttons being pressed without the need for de-ghosting diodes. If the diodes are available, any combination of pressed keys can be detected. The row and column pins can be configured for a keyboard matrix of up to 5 by 5, as not all signals are available on the module edge connector.

Features

- Open drain design
- Glitch suppression circuit
- Multiple-key detection
- Long key-press detection

- Standby key-press detection

Table 63: Keyboard Matrix Interface Signals

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
186	ADDRESS17	KEY_ROW2	KEY_ROW2	I	Keyboard row 2
188	ADDRESS16	KEY_ROW4	KEY_ROW4	I	Keyboard row 4
67	PWM_D CIF_D6	GPIO_1			
69	PS2_SCL2 CIF_D10	SD2_CMD	KEY_ROW5	I	Keyboard row 5
155	DATA3	CSI0_DAT5			
180	DATA31	GPIO_2			
130	DQM2	SD2_DAT2	KEY_ROW6	I	Keyboard row 6
159	DATA5	CSI0_DAT7			
176	DATA29	GPIO_5			
98	nPREG CIF_D1	SD2_DAT0	KEY_ROW7	I	Keyboard row 7
163	DATA7	CSI0_DAT9			
184	ADDRESS18	KEY_COL2	KEY_COL2	O	Keyboard column 2
178	DATA30	KEY_COL4	KEY_COL4	O	Keyboard column 4
93	RDnWR	SD2_CLK			
168	DATA25	GPIO_19	KEY_COL5	O	Keyboard column 5
153	DATA2	CSI0_DAT4			
28	PWM_B	GPIO_9			
99	nPWE	SD2_DAT3	KEY_COL6	O	Keyboard column 6
157	DATA4	CSI0_DAT6			
174	DATA28	GPIO_4	KEY_COL7	O	Keyboard column 7
106	nEXT_CS2	SD2_DAT1	KEY_COL7	O	Keyboard column 7
161	DATA6	CSI0_DAT8			

5.25 Controller Area Network (CAN)

The Flexible Controller Area Network (FlexCAN) peripheral of the Freescale i.MX 6 SoC implements the CAN protocol according to the CAN 2.0B specification. It features a buffer for up to 64 messages and supports both standard and extended message frames. The interfaces are located as secondary functions on the SODIMM pins. The interface is therefore not compatible with all the modules in the Colibri family. If only one CAN interface is required, the interface on Pin 63/55 is preferable as it is compatible with the Colibri VFxx modules. In order to be compliant with the CAN standard, a transceiver on the carrier board is required.

Features

- Bit rate up to 1Mb/s
- Content-related addressing
- Flexible mailboxes of eight bytes data length (configurable as RX or TX)

- Powerful Rx FIFO ID filtering
- Listen-only mode
- Loop-back mode
- Time stamp based on 16bit free running timer
- Low power modes, wake up on bus activity
- Maskable interrupts

Table 64: CAN Signal Pins

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
63	PS2_SCL1	GPIO_8	FLEXCAN1_RX	I	CAN receive pin, compatible with Colibri VFxx
186	ADDRESS17	KEY_ROW2			Alternate CAN receive pin
55	PS2_SDA1	GPIO_7	FLEXCAN1_TX	O	CAN transmit pin, compatible with Colibri VFxx
184	ADDRESS18	KEY_COL2			Alternate CAN transmit pin
188	ADDRESS16	KEY_ROW4	FLEXCAN2_RX	I	CAN receive pin
178	DATA30	KEY_COL4	FLEXCAN2_TX	O	CAN transmit pin

5.26 NAND

The Colibri iMX6 supports the connection of up to four NAND flash devices on the carrier board. As the NAND interface is not part of the Colibri module standard, this interface is not compatible with other Colibri modules. In the Freescale documentation, the NAND interface is called General Purpose Media Interface (GPMI). It is compatible with ONFI 2.2 specifications and supports DDR mode. It is also compatible with the Samsung/Toshiba Toggle NAND protocol. It is not possible to boot from the NAND interface as the Colibri iMX6 is fused to boot from the on module eMMC.

Table 65: NAND Signal Pins

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
160	DATA21	NANDF_ALE	NAND_ALE	O	Address latch enable
164	DATA23	NANDF_CS0	NAND_CE0_B	O	Chip Enable 0
156	DATA19	NANDF_CS1	NAND_CE1_B	O	Chip Enable 1
75	PRST CIF_MCLK	NANDF_CS2	NAND_CE2_B	O	Chip Enable 2
154	DATA18	NANDF_CS3	NAND_CE3_B	O	Chip Enable 3
166	DATA24	NANDF_CLE	NAND_CLE	O	Command latch enable
132	DQM3	NANDF_D0	NAND_DATA00	I/O	Data signal 0
134	ADDRESS25	NANDF_D1	NAND_DATA01	I/O	Data signal 1
135	EXT_I00/USB_ID	NANDF_D2	NAND_DATA02	I/O	Data signal 2
133		NANDF_D3	NAND_DATA03	I/O	Data signal 3
102		NANDF_D4	NAND_DATA04	I/O	Data signal 4

Continued on next page

Table 65: NAND Signal Pins (Continued)

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
43	MMC_CD WAKE0	NANDF_D5	NAND_DATA05	I/O	Data signal 5
127		NANDF_D6	NAND_DATA06	I/O	Data signal 6
37	UART_A_RI	NANDF_D7	NAND_DATA07	I/O	Data signal 7
104		SD4_DAT0	NAND_DQS	I/O	Data strobe
158	DATA20	NANDF_RB0	NAND_READY_B	I/O	Ready signal
19	UART_C_RXD	SD4_CMD	NAND_RE_B	O	Read enable
21	UART_C_TXD	SD4_CLK	NAND_WE_B	O	Write enable
162	DATA22	NANDF_WP_B	NAND_WP_B	O	Wait polarity

5.27 Media Local Bus (MLB150)

The Media Local Bus is predominantly used in automotive for high-bandwidth audio video and control information transport. MLB is a standardized on-PCB, inter-chip communication bus for MOST (Media Oriented Systems Transport) based devices. The MLB is not available for all variants of the i.MX 6 SoC. The industrial temperature (IT) graded variants do not support this interface. As MLB is not part of the Colibri module standard, the interface is not compatible with other Colibri modules. The Colibri iMX6 features only the 3-pin (single ended) interface of the MLB. The signals required for the 6-pin (differential pair) interface are not available on the module edge connector.

Table 66: UART1 Signal Pins

X1 Pin #	Colibri Signal Name	i.MX6 Ball Name	i.MX6 Port Name	I/O	Description
196	I2C_SCL	GPIO_3	MLB_CLK	I	Single ended clock
180	DATA31	GPIO_2	MLB_DATA	I/O	Single ended data
194	I2C_SDA	GPIO_6	MLB_SIG	I/O	Single ended signal

5.28 JTAG

The JTAG interface is not normally required for software development with the Colibri iMX6. There is always the possibility of reprogramming the module using the Recovery Mode over USB. To flash the module in recovery mode and for debug reasons, it is strongly recommended that the USB01 interface is accessible even if not needed in the production system. Additionally, UART1 should also be accessible.

The JTAG interface is located on test points on the bottom side of the module. The location is the same for all modules in the Colibri family. On the Evaluation Board 3.1 the signals are accessible through pogo pins. The interface voltage is 3.3V, hence jumper JP 29 must be in position 2-3.

The JTAG on the i.MX 6 knows two different modes which can be strapped by the JTAG_MODE pin. Beginning with the module version V1.1, this pin is connected to the SODIMM pin 180 together with the GPIO02 pin of the SoC. If the JTAG_MODE pin is high during JTAG reset, the mode is set to IEEE1149.1 compliant boundary scan. This is the default mode since the pin 180 features an internal pull up resistor of around 100kΩ. If the pin is strapped low, the JTAG interface can be set to a common SW debugging.

6 Recovery Mode

The recovery mode (USB serial loader) can be used to download new software to the Colibri iMX6 even if the bootloader is no longer capable of booting the module. In the normal development process, this mode is not needed. When the module is in the recovery mode, the USB-C interface is used to connect it to a host computer.

You will find additional information at our Developer Centre: <http://developer.toradex.com>.

In order to enter recovery mode, short circuit the recovery mode pads on the front of the module and power-up the module. **Figure 8** shows the location of the pads that need to be shorted for entering the recovery mode. The recovery button on the Colibri Evaluation board cannot be used for entering the recovery mode. Important: make sure that there is no bootable SD card plugged into the slot. Otherwise, the module will try to boot from the external SD card instead of the USB serial loader.

Figure 8: Location of recovery mode pads



7 Known Issues

Up-to-date information about all known hardware issues. Can be found in the errata document which can be downloaded on our website at: <http://docs.toradex.com/103380-colibri-imx6-errata.pdf>

8 Technical Specifications

8.1 Absolute Maximum Ratings

Table 67: Absolute Maximum Ratings

Symbol	Description	Min	Max	Unit
Vmax_3V3	Main power supply	-0.3	3.6	V
Vmax_AVDD	Analogue power supply	-0.3	3.6	V
Vmax_VCC_BATT	RTC power supply	-0.3	3.6	V
Vmax_IO	IO pins with GPIO function	-0.5	3.6	V
Vmax_AN1	ADC and touch analogue input	-0.3	3.9	V

8.2 Recommended Operation Conditions

Table 68: Recommended Operation Conditions

Symbol	Description	Min	Typical	Max	Unit
3V3	Main power supply	3.135	3.3	3.465	V
AVDD	Analogue power supply	3.0	3.3	3.6	V
VCC_BATT	RTC power supply	2.8	3.3	3.6	V

8.3 Power Consumption

For designing and scaling the power supplies, it is advised to follow the recommendations provided in the specification of the Colibri product family. Following those recommendations ensures that the carrier board being designed will be compatible with all existing and future Colibri modules. For details, please refer to the Colibri Family Specification or the colibri-carrier-board-schematics.

Please note that scaling the carrier board power supplies for a particular module only may cause compatibility issues with other existing and future modules within the Colibri family. For designing carrier boards specifically for the Colibri iMX6, please consult our toradex-developer-centre for module-specific power consumption information (<https://developer.toradex.com/hardware/hardware-resources/power-consumption/imx6-power-consumption/>).

8.4 Mechanical Characteristics

Figure 9: Mechanical dimensions of the Colibri module (top view) Tolerance for all measures: +/- 0.1mm





Figure 10: Mechanical position of FFC connectors (bottom view) Tolerance for all measures: +/- 0.1mm



8.4.1 Sockets for the Colibri Modules

The Colibri modules fit into a regular 2.5V (DDR1) SODIMM200 memory socket. A selection of SODIMM200 socket manufacturers is detailed below:

AUK Connectors: <http://www.aukconnector.com/>

CONCRAFT: http://www.concraft.com.tw/connector_products_ddr.html

Morethanall Co Ltd.: <http://www.morethanall.com/>

Tyco Electronics (AMP): <http://www.tycoelectronics.com>

NEXUS COMPONENTS GmbH <http://www.nexus-de.com>

8.5 Thermal Specification

The Colibri iMX6 incorporates DVFS (Dynamic Voltage and Frequency Scaling) and Thermal Throttling which enables the system to continuously adjust operating frequency and voltage in response to changes in workload and temperature. This allows the Colibri iMX6 to deliver higher performance at lower average power consumption compared to other solutions. The Freescale i.MX 6 SoC has an integrated temperature sensor for monitoring the temperature of the CPU.

Here some general considerations:

- If you only use the peak performance for a short time period, heat dissipation is less of a problem because the advanced power management reduces power consumption when full performance is not required.
- A lower die temperature will also lower the power consumption due to smaller leakage currents.
- If you need the full CPU/Graphics performance over a long period of time, make sure that you are able to dissipate sufficient thermal energy to the environment.

In general, the more effective the generated thermal energy is transported to the environment, the more performance you can get out of the Colibri iMX6 Module.

Table 69: Thermal Specification

Module	Description	Min	Typ	Max	Unit
Colibri iMX6x	Operating temperature range	0		70 ¹	°C
Colibri iMX6x IT	Operating temperature range	-40		85 ¹	°C
Colibri iMX6x Colibri iMX6x IT	Storage Temperature (eMMC flash memory is the limiting device)	-40		85	°C
Colibri iMX6x	Junction temperature SoC	0		95	°C
Colibri iMX6x IT	Junction temperature SoC	-40		105	°C
Colibri iMX6x Colibri iMX6x IT	Thermal Resistance Junction-to-Ambient, i.MX 6 only. (Theta-JA) ²		23		°C/W
Colibri iMX6x Colibri iMX6x IT	Thermal Resistance Junction-to-Top of i.MX 6 chip case. (Psi-JCtop) ²		2		°C/W

¹ Depending on cooling solution.

² A High K JEDEC four layer Board as defined by JEDEC Standard JESD51-6, board mounted horizontal, natural convection.

8.6 Product Compliance

Up-to-date information about product compliance such as RoHS, CE, UL-94, Conflict Mineral, REACH etc. can be found on our website at: <http://www.toradex.com/support/product-compliance>

DISCLAIMER

Copyright © Toradex AG. All rights are reserved. The information and content in this document are provided "as-is" with no warranties of any kind and are for informational purposes only. Data and information have been carefully checked and are believed to be accurate; however, no liability or responsibility for any errors, omissions or inaccuracies is assumed.

Brand and product names are trademarks or registered trademarks of their respective owners. Specifications are subject to change without notice.