XIAMEN PRECISE DISPLAY CO., LTD.

SPECIFICATIONS FOR LIQUID CRYSTAL DISPLAY


PART NUMBER: DATE: PCM1602K-NSW-BBWU(3.3V)-02 2018.05.29



Features

- 1. +3.0V power supply
- 2. 5x8 dots + Cursor
- 3. Built-in controller (ST7066U-0B)
- 4. Easy interface with 4-bit or 8-bit MPU
- 5. Display mode: STN, STN(Blue), Negative, transmissivee
- 6. View angle: 6:00 o'clock
- 7. 1/16 duty cycle
- 8. LED: (White) to be driven by pin15, pin16
- 9. ROHS Compliant

Outline dimension



Absolute maximum ratings


ltem	Symbol		Standard		Unit
Power voltage	VDD-VSS	0	-	7.0	V
Input voltage	VIN	VSS	-	VDD	v
Operating temperature range	VOP	-20	-	+70	
Storage temperature range	VST	-30	-	+80]

*Wide temperature range is available


(operating/storage temperature as -20~+70/-30~+80℃)



Block diagram




Contrast adjust



 $V_{\text{DD-V0}}$: LCD Driving voltage VR: 10k~20k

Optical characteristics



STN type display module (Ta=25 , VDD=3.0V)

		, 188 8.81)				
Item	Symbol	Condition	Min.	Тур.	Max.	Unit
	θ1			20		
Viewing angle	θ2	Cr≥3		40		dog
Viewing angle	Φ1	0125		35		deg
	Ф2			35		
Contrast ratio	Cr		-	10	-	-
Response time (rise)	Tr	-	-	200	250	me
Response time (fall)	Tr	-	_	300	350	ms



Electrical characteristics

LED Backlight circuit (color: White)

A ° \bigstar К 1*2

DC characteristics


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage for LCD	VDD-V0	Ta =25℃	-	3.3	-	V
Input voltage	Vdd		2.7	3.0	3.3	
Supply current	DD	Ta=25℃, V _{DD} =3.0V	-	1.2	1.5	mA
Input leakage current	LKG		-	-	1.0	uA
"H" level input voltage	VIH		2.2	-	Vdd	
"L" level input voltage	VIL	Twice initial value or less	0	-	0.6	
"H" level output voltage	Vон	LOH=-0.25mA	2.4	-	-	V
"L" level output voltage	Vol	LOH=1.6mA	-	-	0.4	
Backlight supply voltage	VF		3.4	3.5	3.6	
Backlight supply current	F	VDD=3.5V R=15Ω		32	40	mA

AC Characteristics

Write cycle (Ta=25 , VDD=3.0V)

Parameter	Symbol	Test pin	Min.	Тур.	Max.	Unit
Enable cycle time	tc		1200	-	-	
Enable pulse width	tw	E	140	-	-	
Enable rise/fall time	tr, tr		-	-	25	
RS; R/W setup time	tsu1	RS; R/W	60	-	-	ns
RS; R/W address hold time	th1	RS; R/W	20	-	-	
Data setup time	tsu2	DB0~DB7	50	-	-	
Data hold time	th2		20	-	-	

Write mode timing diagram






Read cycle (Ta=25 , VDD=3.0V)

Parameter	Symbol	Test pin	Min.	Тур.	Max.	Unit
Enable cycle time	tc		1200	-	-	
Enable pulse width	tw	E	140	-	-	
Enable rise/fall time	tr, tf		-	-	25	
RS; R/W setup time	tsu	RS; R/W	60	-	-	ns
RS; R/W address hold time	th	RS; R/W	20	-	-	
Data setup time	ta	DB0~DB7	-	-	100	
Data hold time	t dh		20	-	-	

Read mode timing diagram




FUNCTION DESCRIPTION

> System Interface

This chip has all two kinds of interface type with MPU : 4-bit bus and 8-bit bus. 4-bit bus and 8-bit bus is selected by DL bit in the instruction register.

Interface with 8-bit MPU


When interfacing data length is 8-bit, transfer is performed at a time through 8 ports, from DB0 to DB7. Example of timing sequence is shown below.



Interface with 4-bit MPU

When interfacing data length is 4-bit, only 4 ports, from DB4 to DB7, are used as data bus. At first higher 4-bit (in case of 8-bit bus mode, the contents of DB4 - DB7) are transferred, and then lower 4-bit (in case of 8-bit bus mode, the contents of DB0 - DB3) are transferred. So transfer is performed by two times. Busy Flag outputs "High" after the second transfer are ended. Example of timing sequence is shown below.





Busy Flag (BF)

When BF = "High", it indicates that the internal operation is being processed. So during this time the next instruction cannot be accepted. BF can be read, when RS = Low and R/W = High (Read Instruction Operation), through DB7 port. Before executing the next instruction, be sure that BF is not high.

Address Counter (AC)

Address Counter (AC) stores DDRAM/CGRAM address, transferred from IR. After writing into (reading from) DDRAM/CGRAM, AC is automatically increased (decreased) by 1. When RS = "Low" and R/W = "High", AC can be read through DB0 - DB6 ports.

Display character address code:

Display position	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
DDRAM address	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F
DDRAM address	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F

> CGROM (Character Generator ROM)

CGROM has a 5 x 8 dots 204 characters pattern and a 5 x 10 dots 32 characters pattern. CGROM has 204 character patterns of 5 x 8 dots.

CGRAM (Character Generator RAM)

CGRAM has up to 5 ' 8 dot, 8 characters. By writing font data to CGRAM, user defined characters can be used.

					r C						CGF						ara					;
					Da					Address							CG	RA		_	<u>i)</u>	
b8	b7	b6	b5	b4	b3	b2	b1	b0	b5	b4	b3	b2	b1	b0	b7	b6	b5	b4	b3	b2	b1	b0
1						0	0	0				0	0	0				1	1	1	1	1
						0	0	0				0	0	1				0	0	1	0	0
						0	0	0				0	1	0				0	0	1	0	0
_		~	~	_		0	0	0	_	_	_	0	1	1	1			0	0	1	0	0
0	0	0	0	0	-	0	0	0	0	0	0	1	0	0	-	-	-	0	0	1	0	0
						0	0	0				1	0	1	1			0	0	1	0	0
						0	0	0				1	1	0				0	0	1	0	0
						0	0	0				1	1	1	1			0	0	0	0	0
						0	0	1				0	0	0				1	1	1	1	0
						0	0	1				0	0	1	1			1	0	0	0	1
						0	0	1				0	1	0	1			1	0	0	0	1
<u> </u>		~	~	_		0	0	1	_	_	4	0	1	1	1			1	1	1	1	0
0	0	0	0	0	-	0	0	1	0	0	1	1	0	0	-	-	-	1	0	1	0	0
						0	0	1				1	0	1	1			1	0	0	1	0
						0	0	1				1	1	0	1			1	0	0	0	1
					l	0	0	1				1	1	1	1			0	0	0	0	0



PCM1602K-NSW-BBWU(3.3V)-01

Relationship between CGRAM Addresses, Character Codes (DDRAM) and Character patterns (CGRAM Data) Notes:

1. Character code bits 0 to 2 correspond to CGRAM address bits 3 to 5 (3 bits: 8 types).

2. CGRAM address bits 0 to 2 designate the character pattern line position. The 8th line is the cursor position and its display is formed by a logical OR with the cursor. Maintain the 8th line data, corresponding to the cursor display position, at 0 as the cursor display. If the 8th line data is 1, 1 bit will light up the 8th line regardless of the cursor presence.

3. Character pattern row positions correspond to CGRAM data bits 0 to 4 (bit 4 being at the left).

4. As shown Table, CGRAM character patterns are selected when character code bits 4 to 7 are all 0. However, since character code bit 3 has no effect, the R display example above can be selected by either character code 00H or 08H.

5. 1 for CGRAM data corresponds to display selection and 0 to non-selection. "-": Indicates no effect.

> Cursor/Blink Control Circuit

It controls cursor/blink ON/OFF at cursor position.

Instruction description

Outline

To overcome the speed difference between the internal clock of ST7066U and the MPU clock, ST7066U performs internal operations by storing control in formations to IR or DR. The internal operation is determined according to the signal from MPU, composed of read/write and data bus (Refer to Table7). Instructions can be divided largely into four groups:

- 1) ST7066U function set instructions (set display methods, set data length, etc.)
- 2) Address set instructions to internal RAM
- 3) Data transfer instructions with internal RAM
- 4) Others

The address of the internal RAM is automatically increased or decreased by 1.

Note: during internal operation, busy flag (DB7) is read "High".

Busy flag check must be preceded by the next instruction.

PRECISE DISPLAY

PCM1602K-NSW-BBWU(3.3V)-01

Instruction Table

				Ins	tructi	ion co	ode					Execution
Instruction	RS	R/W	DB7	DB6	DB 5	DB4	DB3	DB2	DB 1	DB0	Description	time (fosc= 270 KHZ
Clear Display	0	0	0	0	0	0	0	0	0	1	Write "20H" to DDRA and set DDRAM address to "00H" from AC	1.53ms
Return Home	0	0	0	0	0	0	0	0	1	-	Set DDRAM address to "00H" From AC and return cursor to Its original position if shifted. The contents of DDRAM are not changed.	1.53ms
Entry mode Set	0	0	0	0	0	0	0	1	I/D	SH	Assign cursor moving direction And blinking of entire display	39us
Display ON/ OFF control	0	0	0	0	0	0	1	D	С	В	Set display (D), cursor (C), and Blinking of cursor (B) on/off Control bit.	
Cursor or Display shift	0	0	0	0	0	1	S/C	R/L	-	-	Set cursor moving and display Shift control bit, and the Direction, without changing of DDRAM data.	39us
Function set	0	0	0	0	1	DL	N	F	-	-	Set interface data length (DL: 8- Bit/4-bit), numbers of display Line (N: =2-line/1-line) and, Display font type (F: 5x11/5x8)	39us
Set CGRAM Address	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	Set CGRAM address in address Counter.	39us
Set DDRAM Address	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Set DDRAM address in address Counter.	39us
Read busy Flag and Address	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Whether during internal Operation or not can be known By reading BF. The contents of Address counter can also be read.	Ous
Write data to Address	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write data into internal RAM (DDRAM/CGRAM).	43us
Read data From RAM	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read data from internal RAM (DDRAM/CGRAM).	43us

NOTE:

When an MPU program with checking the busy flag (DB7) is made, it must be necessary 1/2fosc is necessary for executing the next instruction by the falling edge of the "E" signal after the busy flag (DB7) goes to "Low".

Contents

1) Clear display

ſ	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Ī	0	0	0	0	0	0	0	0	0	1

Clear all the display data by writing "20H" (space code) to all DDRAM address, and set DDRAM address to "00H" into AC (address counter).

Return cursor to the original status, namely, bring the cursor to the left edge on the fist line of the display. Make the entry mode increment (I/D="High").



2) Return home

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	1	-

Return home is cursor return home instruction.

Set DDRAM address to "00H" into the address counter.

Return cursor to its original site and return display to its original status, if shifted.

Contents of DDRAM does not change.

3) Entry mode set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	1	I/D	SH

Set the moving direction of cursor and display.

I/D: increment / decrement of DDRAM address (cursor or blink)

When I/D="high", cursor/blink moves to right and DDRAM address is increased by 1. When I/D="Low", cursor/blink moves to left and DDRAM address is increased by 1. *CGRAM operates the same way as DDRAM, when reading from or writing to CGRAM.

SH: shift of entire display

When DDRAM read (CGRAM read/write) operation or SH="Low", shifting of entire display is not performed. If SH ="High" and DDRAM write operation, shift of entire display is performed according to I/D value. (I/D="high". shift left, I/D="Low". Shift right).

4) Display ON/OFF control

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	1	D	С	В

Control display/cursor/blink ON/OFF 1 bit register.

D: Display ON/OFF control bit

When D="High", entire display is turned on.

When D="Low", display is turned off, but display data remains in DDRAM.

C: cursor ON/OFF control bit

When D="High", cursor is turned on.

When D="Low", cursor is disappeared in current display, but I/D register preserves its data.

B: Cursor blink ON/OFF control bit

When B="High", cursor blink is on, which performs alternately between all the "High" data and display characters at the cursor position.

When B="Low", blink is off.

5) Cursor or display shift

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	S/C	R/L	-	-

Shifting of right/left cursor position or display without writing or reading of display data.

This instruction is used to correct or search display data.

During 2-line mode display, cursor moves to the 2nd line after the 40th digit of the 1st line.

Note that display shift is performed simultaneously in all the lines.

When display data is shifted repeatedly, each line is shifted individually.

When display shift is performed, the contents of the address counter are not changed.



Shift patterns according to S/C and R/L bits

S/C	R/L	Operation
0	0	Shift cursor to the left, AC is decreased by 1
0	1	Shift cursor to the right, AC is increased by 1
1	0	Shift all the display to the left, cursor moves according to the display
1	1	Shift all the display to the right, cursor moves according to the display

6) Function set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	DL	N	F	-	-

DL: Interface data length control bit

When DL="High", it means 8-bit bus mode with MPU.

When DL="Low", it means 4-bit bus mode with MPU. Hence, DL is a signal to select 8-bit or 4-bit bus mode. When 4-but bus mode, it needs to transfer 4-bit data twice.

N: Display line number control bit

When N="Low", 1-line display mode is set. When N="High", 2-line display mode is set.

F: Display line number control bit

When F="Low", 5x8 dots format display mode is set. When F="High", 5x11 dots format display mode.

7) Set CGRAM address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0

Set CGRAM address to AC.

The instruction makes CGRAM data available from MPU.

8) Set DDRAM address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0

Set DDRAM address to AC.

This instruction makes DDRAM data available form MPU.

When 1-line display mode (N=LOW), DDRAM address is form "00H" to "4FH".In 2-line display mode (N=High), DDRAM address in the 1st line form "00H" to "27H", and DDRAM address in the 2nd line is from "40H" to "67H".

9) Read busy flag & address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0

This instruction shows whether ST7066U is in internal operation or not.

If the resultant BF is "High", internal operation is in progress and should wait BF is to be LOW, which by then the nest instruction can be performed. In this instruction you can also read the value of the address counter.

10) Write data to RAM

	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
V:	A				10	/19			2	018/05/29



1 0 D7 D6 D5 D4 D3 D2 D1	D0	
--------------------------	----	--

Write binary 8-bit data to DDRAM/CGRAM.

The selection of RAM from DDRAM, and CGRAM, is set by the previous address set instruction (DDRAM address set, CGRAM address set).

RAM set instruction can also determine the AC direction to RAM.

After write operation. The address is automatically increased/decreased by 1, according to the entry mode.

11) Read data from RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	1	D7	D6	D5	D4	D3	D2	D1	D0

Read binary 8-bit data from DDRAM/CGRAM.

The selection of RAM is set by the previous address set instruction. If the address set instruction of RAM is not performed before this instruction, the data that has been read first is invalid, as the direction of AC is not yet determined. If RAM data is read several times without RAM address instructions set before, read operation, the correct RAM data can be obtained from the second. But the first data would be incorrect, as there is no time margin to transfer RAM data.

In case of DDRAM read operation, cursor shift instruction plays the same role as DDRAM address set instruction, it also transfers RAM data to output data register.

After read operation, address counter is automatically increased/decreased by 1 according to the entry mode.

After CGRAM read operation, display shift may not be executed correctly.

NOTE: In case of RAM write operation, AC is increased/decreased by 1 as in read operation.

At this time, AC indicates next address position, but only the previous data can be read by the read instruction.

Character Generator ROM Pattern



PCM1602K-NSW-BBWU(3.3V)-01

b7-b4		0004	0040	0044	0400				1000	1001	1010	1011	44.00		4440	
63-60	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000	CG RAM (1)															
0001	(2)						-	•		32						
0010	(3)								ŝ							
0011	(4)									8						
0100	(5)									Ö						83
0101	(6)									ò						
0110	Ø		83					•••		ů	**					
0111	(8)						-									
1000	(1)			83				28	8						8	
1001	(2)								ä	U				II		
1010	(3)							22	8	Ü						
1011	(4)				K		k			8						•••
1100	(5)									83	8	*				
1101	(6)	•					m									
1110	Ø										ø		8			
1111	(8)						ø		8							



Quality Specifications


1) Standard of the product appearance test

Manner of appearance test: The inspection should be performed in using 20W x 2 fluorescent lamps.

Distance between LCM and fluorescent lamps should be 100 cm or more. Distance between LCM and


inspector eyes should be 25 cm or more.

Viewing direction for inspection is 35° from vertical against LCM.



Definition of zone:

LCM



A Zone: Active display area (minimum viewing area).

B Zone: Non-active display area (outside viewing area).

2) Specification of quality assurance

AQL inspection standard

Sampling method: GB2828-87, Level II, single sampling Defect classification (Note: * is not including)

	in (note: is not	iniciality/		
Classify		Item	Note	AQL
Major	Display state	Short or open circuit	1	0.65
		LC leakage		
		Flickering		
		No display		
		Wrong viewing direction		
		Contrast defect (dim, ghost)	2	
		Back-light	1,8	
	Non-display	Flat cable or pin reverse	10	
		Wrong or missing component	11	
Minor	Display	Background color deviation	2	1.0
	state	Black spot and dust	3	
		Line defect, Scratch	4	
		Rainbow	5	
		Chip	6	
		Pin hole	7	
		Protruded	12	
	Polarizer	Bubble and foreign material	3	
	Soldering	Poor connection	9	
	Wire	Poor connection	10	
	TAB	Position, Bonding strength	13	



PCM1602K-NSW-BBWU(3.3V)-01

Note on defect classification

No.	Item			Criterion	
1	Short or open circuit			Not allow	
	LC leakage				
	Flickering				
	No display				
	Wrong viewing direction				
	Wrong Back-light				
2	Contrast defect		Refer	to approval sam	ple
	Background color deviation				
3	Point defect, Black spot, dust (including Polarizer) $\phi = (X+Y)/2$	Y		Point Size $\phi \leq 0.10$ $0.10 < \phi \leq 0.15$ $0.15 < \phi \leq 0.25$ $\phi > 0.25$	Acceptable Qty. Disregard 2 1 0
				Unit: Inc	h ²
4	Line defect, Scratch	$ \underbrace{ \overset{\downarrow}{\bigwedge}}_{L} W $	L 3.0> 2.0>	L 0.1>W>0.05	Acceptable Qty.
					Unit: mm
5	Rainbow	Not more than area.	two	color changes a	across the viewing



No	ltem	Criterion		
6	Chip Remark: X: Length direction Y: Short direction	$\begin{array}{c c} X & Y \\ \hline Z^{T} & \downarrow Y \\ \hline \hline \\ \hline$		
	Z: Thickness direction t: Glass thickness W: Terminal Width L:Glass length	$\begin{array}{c c} X & Y \\ \hline X & Y \\ \hline Z \\ \hline \\ Z \\ \end{array} \begin{array}{c} X & Y \\ \hline X & Y \\ \hline \\ \hline \\ Z \\ \hline \end{array} \begin{array}{c} X & Y \\ \hline \\ \hline \\ \hline \\ \hline \\ Z \\ \hline \end{array} \begin{array}{c} X & Y \\ \hline \\$		
		$Y \xrightarrow{Y} \xrightarrow{Z} \\ X \xrightarrow{Y} \xrightarrow{Z} \\ \hline X \xrightarrow{X} \xrightarrow{Y} \xrightarrow{Z} \\ \hline Shall not reach to ITO \\ \hline X \xrightarrow{X} \xrightarrow{Y} \xrightarrow{Z} \\ \hline Shall not reach to ITO \\ \hline X \xrightarrow{X} \xrightarrow{Y} \xrightarrow{Z} \\ \hline Shall not reach to ITO \\ \hline X \xrightarrow{X} \xrightarrow{Y} \xrightarrow{Z} \\ \hline X \xrightarrow{X} \xrightarrow{X} \xrightarrow{X} \xrightarrow{X} \xrightarrow{X} \xrightarrow{X} \xrightarrow{X} $		
		W W Y X		
		$\begin{array}{c c} & Y \\ \hline & Y \\ \hline & & \\ \hline & & \\ X \\ \end{array} \end{array} \xrightarrow{\begin{subarray}{c} X \\ \hline & X \\ \hline & & \\ \hline \hline & & \\ \hline \hline & & \\ \hline & & \\ \hline & & \\ \hline & & \\ \hline \hline \\ \hline & & \\ \hline \hline \hline \\ \hline \hline \hline \\ \hline \hline \hline \hline \hline \\ \hline \hline \hline \hline \hline \hline \hline \hline \hline \\ \hline \hline$		



No.	Item	Criterion		
7	Segment pattern W = Segment width $\phi = (X+Y)/2$	(1) Pin hole $\phi < 0.10$ mm is acceptable. $Y \xrightarrow{X} Y$ $Y \xrightarrow{Y} Y$ $Y \xrightarrow{Y} Y$ $V \xrightarrow{Y} $		
8	Back-light	(1) The color of backlight should correspond its specification.(2) Not allow flickering		
9	Soldering	(1) Not allow heavy dirty and solder ball on PCB. (The size of dirty refer to point and dust defect) (2) Over 50% of lead should be soldered on Land. Lead 50% lead		
10	Wire	 (1) Copper wire should not be rusted (2) Not allow crack on copper wire connection. (3) Not allow reversing the position of the flat cable. (4) Not allow exposed copper wire inside the flat cable. 		
11*	РСВ	(1) Not allow screw rust or damage.(2) Not allow missing or wrong putting of component.		



No	ltem	Criterion		
12	Protruded W: Terminal Width	W V V V $V \le 0.4$ K		
13	ТАВ	1. Position H H H TAB $W_{1} \in W_{1}$ $W_{1} \leq 1/3W$ $H \leq 1/3H$		
		2 TAB bonding strength test F TAB P (=F/TAB bonding width) ≥650gf/cm ,(speed rate: 1mm/min) 5pcs per SOA (shipment)		
14	Total no. of acceptable Defect	 A. Zone Maximum 2 minor non-conformities per one unit. Defect distance: each point to be separated over 10mm B. Zone It is acceptable when it is no trouble for quality and assembly in customer's end product. 		



3) Reliability of LCM

Reliability test condition:

.

Item	Condition	Time (hrs)	Assessment
High temp. Storage	80°C	48	
High temp. Operating	70°C	48	No abnormalities
Low temp. Storage	-30°C	48	in functions
Low temp. Operating	-20°C	48	and appearance
Humidity	40°C/ 90%RH	48	
Temp. Cycle	0°C ← 25°C →50°C (30 min ← 5 min → 30min)	10cycles	

Recovery time should be 24 hours minimum. Moreover, functions, performance and appearance shall be free from remarkable deterioration within 50,000 hours under ordinary operating and storage conditions room temperature (20+8°C), normal humidity (below 65% RH), and in the area not exposed to direct sun light.