## 3.0-A ULTRA-LDO WITH PROGRAMMABLE SOFT-START

Check for Samples: TPS74401-EP

## FEATURES

- Soft-Start (SS) Pin Provides a Linear Startup with Ramp Time Set by External Capacitor
- 1\% Accuracy Over Line, Load, and Temperature
- Supports Input Voltages as Low as 0.9 V with External Bias Supply
- Adjustable Output (0.8 V to 3.6 V )
- Ultra-Low Dropout: 115 mV at 3.0 A (typ)
- Stable with Any or No Output Capacitor
- Excellent Transient Response
- Available in $5 \mathrm{~mm} \times 5 \mathrm{~mm} \times 1 \mathrm{~mm}$ QFN Package
- Active High Enable


## SUPPORTS DEFENSE, AEROSPACE,

 AND MEDICAL APPLICATIONS- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Military $\left(-55^{\circ} \mathrm{C} / 125^{\circ} \mathrm{C}\right)$ Temperature Ranges ${ }^{(1)}$
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability
(1) Custom temperature ranges available


## APPLICATIONS

- FPGA Applications
- DSP Core and I/O Voltages
- Post-Regulation Applications
- Applications with Special Start-Up Time or Sequencing Requirements
- Hot-Swap and Inrush Controls
adjustable voltage version


FIXED VOLTAGE VERSION


Figure 1. Typical Application Circuit

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## DESCRIPTION

The TPS74401 low-dropout (LDO) linear regulator provides an easy-to-use robust power management solution for a wide variety of applications. User-programmable soft-start minimizes stress on the input power source by reducing capacitive inrush current on start-up. The soft-start is monotonic and well-suited for powering many different types of processors and ASICs. The enable input and power-good output allow easy sequencing with external regulators. This complete flexibility permits the user to configure a solution that will meet the sequencing requirements of FPGAs, DSPs, and other applications with specific start-up requirements.

A precision reference and error amplifier deliver 1\% accuracy over load, line, temperature, and process. Each LDO is stable with low-cost ceramic output capacitors and the device is fully specified from $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$.


Figure 2. Turn-On Response
Table 1. ORDERING INFORMATION ${ }^{(1)}$

| $\mathbf{T}_{\mathbf{A}}$ | PACKAGE $^{(2)}$ |  | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
| :---: | :---: | :---: | :---: | :---: |
| $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | QFN (RGW) | Reel of 3000 | TPS74401MRGWREP | TPS74401EP |

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.
(2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

At $\mathrm{T}_{\mathrm{J}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. All voltages are with respect to GND.

|  |  |  | UNIT |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {BIAS }}$ | Input voltage range | -0.3 to +6 | V |
| $\mathrm{V}_{\text {EN }}$ | Enable voltage range | -0.3 to +6 | V |
| $\mathrm{V}_{\mathrm{PG}}$ | Power-good voltage range | -0.3 to +6 | V |
| $\mathrm{IPG}^{\text {P }}$ | PG sink current | 0 to +1.5 | mA |
| $\mathrm{V}_{S S}$ | SS pin voltage range | -0.3 to +6 | V |
| $\mathrm{V}_{\text {FB }}$ | Feedback pin voltage range | -0.3 to +6 | V |
| $\mathrm{V}_{\text {OUT }}$ | Output voltage range | -0.3 to $\mathrm{V}_{\mathrm{IN}}+0.3$ | V |
| lout | Maximum output current | Internally limited |  |
|  | Output short circuit duration | Indefinite |  |
| $\mathrm{T}_{\mathrm{J}}$ | Operating junction temperature range | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage junction temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## THERMAL INFORMATION

| THERMAL METRIC ${ }^{(1)(2)}$ |  | TPS74401-EP | UNITS |
| :---: | :---: | :---: | :---: |
|  |  | RGW (20 PINS) |  |
| $\theta_{\mathrm{JA}}$ | Junction-to-ambient thermal resistance | 36.3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {JCtop }}$ | Junction-to-case (top) thermal resistance | 34.3 |  |
| $\theta_{\text {JB }}$ | Junction-to-board thermal resistance | 10.8 |  |
| $\psi_{J T}$ | Junction-to-top characterization parameter | 0.3 |  |
| $\psi_{J B}$ | Junction-to-board characterization parameter | 11.9 |  |
| $\theta_{\text {JCbot }}$ | Junction-to-case (bottom) thermal resistance | 2.4 |  |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
(2) For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator.
(2) For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator.

## ELECTRICAL CHARACTERISTICS

At $\mathrm{V}_{\text {EN }}=1.1 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}+0.3 \mathrm{~V}, \mathrm{C}_{\text {IN }}=\mathrm{C}_{\text {BIAS }}=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {OUT }}=10 \mu \mathrm{~F}, \mathrm{I}_{\text {OUT }}=50 \mathrm{~mA}, \mathrm{~V}_{\text {BIAS }}=5.0 \mathrm{~V}$, and $T_{J}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{J}=+25^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ | Input voltage range |  | $\mathrm{V}_{\text {OUT }}+\mathrm{V}_{\text {DO }}$ |  | 5.5 | V |
| $\mathrm{V}_{\text {BIAS }}$ | Bias pin voltage range |  | 2.375 |  | 5.25 | V |
| $V_{\text {REF }}$ | Internal reference (Adj.) |  | 0.792 |  | 0.808 | V |
| $V_{\text {OUT }}$ | Output voltage range | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{l}_{\text {OUT }}=1.5 \mathrm{~A}, \mathrm{~V}_{\text {BIAS }}=5 \mathrm{~V}$ | $\mathrm{V}_{\text {REF }}$ |  | 3.6 | V |
|  | Accuracy ${ }^{(1)}$ | $\begin{aligned} & 2.97 \mathrm{~V} \leq \mathrm{V}_{\text {BIAS }} \leq 5.25 \mathrm{~V}, \\ & 50 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq 3.0 \mathrm{~A} \end{aligned}$ | -1 | $\pm 0.2$ | +1 | \% |
| $\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {IN }}$ | Line regulation | $\mathrm{V}_{\text {OUT ( }}$ (NOM) $+0.3 \leq \mathrm{V}_{\text {IN }} \leq 5.5 \mathrm{~V}$ |  | 0.0005 | 0.05 | \%/V |
| V OUT/lout | Load regulation | $0 \mathrm{~mA} \leq \mathrm{l}_{\text {OUT }} \leq 50 \mathrm{~mA}$ |  | 0.013 |  | \%/mA |
|  |  | $50 \mathrm{~mA} \leq \mathrm{l}_{\text {OUT }} \leq 3.0 \mathrm{~A}$ |  | 0.03 |  | \%/A |
| $\mathrm{V}_{\mathrm{DO}}$ | $\mathrm{V}_{\text {IN }}$ dropout voltage ${ }^{(2)}$ | $\mathrm{I}_{\text {OUT }}=3.0 \mathrm{~A}, \mathrm{~V}_{\text {BIAS }}-\mathrm{V}_{\text {OUT (NOM) }} \geq 1.62 \mathrm{~V}$ |  | 120 | 195 | mV |
|  | $\mathrm{V}_{\text {BIAS }}$ dropout voltage ${ }^{(2)}$ | $\mathrm{I}_{\text {OUT }}=3.0 \mathrm{~A}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {BIAS }}$ |  |  | 1.62 | V |
| $\mathrm{I}_{\mathrm{CL}}$ | Current limit | $\mathrm{V}_{\text {OUT }}=80 \% \times \mathrm{V}_{\text {OUT }}(\mathrm{NOM})$ | 3.7 |  | 6.0 | A |
| IBIAS | Bias pin current | $\mathrm{l}_{\text {OUT }}=0 \mathrm{~mA}$ to 3.0 A |  | 2 | 4 | mA |
| ISHDN | Shutdown supply current ( $\mathrm{V}_{\mathrm{IN}}$ ) | $\mathrm{V}_{\mathrm{EN}} \leq 0.4 \mathrm{~V}$ |  | 0.4 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {FB }}$ | Feedback pin current ${ }^{(3)}$ | $\mathrm{I}_{\text {OUT }}=50 \mathrm{~mA}$ to 3.0 A | -250 | 95 | 250 | nA |
| PSRR ${ }^{(4)}$ | Power-supply rejection ( $\mathrm{V}_{\text {IN }}$ to $\mathrm{V}_{\text {OUT }}$ ) | $\begin{aligned} & 1 \mathrm{kHz}, \mathrm{l}_{\text {OUT }}=1.5 \mathrm{~A}, \mathrm{~V}_{\text {IN }}=1.8 \mathrm{~V}, \\ & \mathrm{~V}_{\text {OUT }}=1.5 \mathrm{~V} \\ & \hline \end{aligned}$ |  | 73 |  | dB |
|  |  | $\begin{aligned} & 800 \mathrm{kHz}, \mathrm{I}_{\text {OUT }}=1.5 \mathrm{~A}, \mathrm{~V}_{\mathrm{IN}}=1.8 \mathrm{~V}, \\ & \mathrm{~V}_{\text {OUT }}=1.5 \mathrm{~V} \end{aligned}$ |  | 42 |  |  |
|  | Power-supply rejection ( $\mathrm{V}_{\text {BIAS }}$ to $\mathrm{V}_{\mathrm{OUT}}$ ) | $\begin{aligned} & 1 \mathrm{kHz}, \mathrm{I}_{\text {OUT }}=1.5 \mathrm{~A}, \mathrm{~V}_{\mathrm{IN}}=1.8 \mathrm{~V}, \\ & \mathrm{~V}_{\text {OUT }}=1.5 \mathrm{~V} \end{aligned}$ |  | 62 |  | dB |
|  |  | $\begin{aligned} & 800 \mathrm{kHz}, \mathrm{l}_{\text {OUT }}=1.5 \mathrm{~A}, \mathrm{~V}_{\mathrm{IN}}=1.8 \mathrm{~V}, \\ & \mathrm{~V}_{\text {OUT }}=1.5 \mathrm{~V} \end{aligned}$ |  | 50 |  |  |
| Noise | Output noise voltage | $\begin{aligned} & 100 \mathrm{~Hz} \text { to } 100 \mathrm{kHz}, \text { lout }=1.5 \mathrm{~A}, \\ & \mathrm{C}_{\text {SS }}=0.001 \mu \mathrm{~F} \end{aligned}$ |  | $16 \times \mathrm{V}_{\text {OUT }}$ |  | $\mu \mathrm{V}_{\text {RMS }}$ |
| $\mathrm{V}_{\text {TRAN }}$ | \% Vout droop during load transient | $\begin{aligned} & \text { Iout }=100 \mathrm{~mA} \text { to } 3.0 \mathrm{~A} \text { at } 1 \mathrm{~A} / \mu \mathrm{s}, \\ & \mathrm{C}_{\text {OUT }}=0 \mu \mathrm{~F} \end{aligned}$ |  | 4 |  | \% $\mathrm{V}_{\text {OUT }}$ |
| $\mathrm{t}_{\text {STR }}$ | Minimum startup time | $\mathrm{l}_{\text {OUT }}=1.5 \mathrm{~A}, \mathrm{C}_{\text {SS }}=$ open |  | 100 |  | $\mu \mathrm{s}$ |
| ISS | Soft-start charging current | $\mathrm{V}_{\text {SS }}=0.4 \mathrm{~V}$ | 0.5 | 0.73 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {EN, } \mathrm{HI}}$ | Enable input high level |  | 1.1 |  | 5.5 | V |
| $\mathrm{V}_{\text {EN, }}$ LO | Enable input low level |  | 0 |  | 0.4 | V |
| $\mathrm{V}_{\text {EN, } \text {, } \mathrm{HYS}}$ | Enable pin hysteresis |  |  | 50 |  | mV |
| $\mathrm{V}_{\mathrm{EN}, \mathrm{DG}}$ | Enable pin deglitch time |  |  | 20 |  | $\mu \mathrm{s}$ |
| $\mathrm{l}_{\text {EN }}$ | Enable pin current | $\mathrm{V}_{\mathrm{EN}}=5 \mathrm{~V}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IT }}$ | PG trip threshold | $\mathrm{V}_{\text {OUT }}$ decreasing | 86 | 90 | 93.5 | \% $\mathrm{V}_{\text {OUT }}$ |
| $\mathrm{V}_{\mathrm{HYS}}$ | PG trip hysteresis |  |  | 3 |  | \% $\mathrm{V}_{\text {Out }}$ |
| $\mathrm{V}_{\mathrm{PG}, \mathrm{LO}}$ | PG output low voltage | $\mathrm{I}_{\mathrm{PG}}=1 \mathrm{~mA}$ (sinking), $\mathrm{V}_{\text {OUT }}<\mathrm{V}_{\mathrm{IT}}$ |  |  | 0.3 | V |
| $\mathrm{IPG}, \mathrm{LKG}$ | PG leakage current | $\mathrm{V}_{\mathrm{PG}}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}>\mathrm{V}_{\text {IT }}$ |  | 0.03 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{T}_{J}$ | Operating junction temperature |  | -55 |  | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {SD }}$ | Thermal shutdown temperature | Shutdown, temperature increasing |  | +155 |  | ${ }^{\circ} \mathrm{C}$ |
|  |  | Reset, temperature decreasing |  | +140 |  |  |

(1) Adjustable devices tested at 0.8 V ; external resistor tolerance is not taken into account.
(2) Dropout is defined as the voltage from the input to $V_{\text {OUT }}$ when $V_{\text {OUT }}$ is $2 \%$ below nominal.
(3) $\mathrm{I}_{\mathrm{FB}}$ current flow is out of the device.
(4) See Figure 10 to Figure 13 for PSRR at different conditions.

## BLOCK DIAGRAM



Table 2. Standard 1\% Resistor Values for Programming the Output Voltage ${ }^{(1)}$

| $\mathbf{R}_{\mathbf{1}} \mathbf{( k \Omega} \mathbf{)}$ | $\mathbf{R}_{\mathbf{2}} \mathbf{( k \Omega} \mathbf{)}$ | $\mathbf{V}_{\text {OUT }}(\mathbf{V})$ |
| :---: | :---: | :---: |
| Short | Open | 0.8 |
| 0.619 | 4.99 | 0.9 |
| 1.13 | 4.53 | 1.0 |
| 1.37 | 4.42 | 1.05 |
| 1.87 | 4.99 | 1.1 |
| 2.49 | 4.99 | 1.2 |
| 4.12 | 4.75 | 1.5 |
| 3.57 | 2.87 | 1.8 |
| 3.57 | 1.69 | 2.5 |
| 3.57 | 1.15 | 3.3 |

(1) $V_{\text {OUT }}=0.8 \times\left(1+R_{1} / R_{2}\right)$

Table 3. Standard Capacitor Values for Programming the Soft-Start Time ${ }^{(1)}$

| C $_{\text {ss }}$ | SOFT-START TIME |
| :---: | :---: |
| Open | 0.1 ms |
| 470 pF | 0.5 ms |
| 1000 pF | 1 ms |
| 4700 pF | 5 ms |
| $0.01 \mu \mathrm{~F}$ | 10 ms |
| $0.015 \mu \mathrm{~F}$ | 16 ms |

(1) $\mathrm{t}_{\mathrm{SS}}(\mathrm{s})=0.8 \times \mathrm{C}_{\mathrm{SS}}(\mathrm{F}) / 7.3 \times 10^{-7}$


PIN DESCRIPTIONS

| NAME | NO. | DESCRIPTION |
| :---: | :---: | :--- |
| IN | $5-8$ | Unregulated input to the device. |
| EN | 11 | Enable pin. Driving this pin high enables the regulator. Driving this pin low puts the regulator <br> into shutdown mode. This pin must not be left floating. |
| SS | 15 | Soft-Start pin. A capacitor connected on this pin to ground sets the start-up time. If this pin <br> is left floating, the regulator output soft-start ramp time is typically 100 10 s . |
| BIAS | 9 | Bias input voltage for error amplifier, reference, and internal control circuits. |
| PG | Power-Good (PG) is an open-drain, active-high output that indicates the status of Vout. <br> When Vout exceeds the PG trip threshold, the PG pin goes into a high-impedance state. <br> When Vout is below this threshold the pin is driven to a low-impedance state. A pull-up <br> resistor from 10k to to 1M should be connected from this pin to a supply up to 5.5V. The <br> supply can be higher than the input voltage. Alternatively, the PG pin can be left floating if <br> output monitoring is not necessary. |  |
| FB | 16 | This pin is the feedback connection to the center tap of an external resistor divider network <br> that sets the output voltage. This pin must not be left floating. |
| OUT | $1,18-20$ | Regulated output voltage. No capacitor is required on this pin for stability. |
| NC | $2-4,13,14,17$ | No connection. This pin can be left floating or connected to GND to allow better thermal <br> contact to the top-side plane. |
| GND | 12 | Ground |
| PAD/TAB |  | Should be soldered to the ground plane for increased thermal performance. |

## TYPICAL CHARACTERISTICS

At $\mathrm{T}_{J}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\text {OUT }}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {OUT(TYP) }}+0.3 \mathrm{~V}, \mathrm{~V}_{\text {BIAS }}=3.3 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=50 \mathrm{~mA}, \mathrm{C}_{\text {IN }}=1 \mu \mathrm{~F}, \mathrm{C}_{\text {BIAS }}=1 \mu \mathrm{~F}, \mathrm{C}_{\text {SS }}=0.01 \mu \mathrm{~F}$, and $\mathrm{C}_{\text {OUT }}=10$ $\mu \mathrm{F}$, unless otherwise noted.

LOAD REGULATION


Figure 3.


Figure 5.


Figure 7.

LOAD REGULATION


Figure 4.


Figure 6.
$V_{\text {IN }}$ DROPOUT VOLTAGE vs $\mathrm{V}_{\text {bias }}$ - $\mathrm{V}_{\text {OUt }}$ AND TEMPERATURE ( $\mathrm{T}_{\mathrm{J}}$ )


Figure 8.

## TYPICAL CHARACTERISTICS (continued)

At $\mathrm{T}_{J}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\text {OUT }}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {OUTTTYP) }}+0.3 \mathrm{~V}, \mathrm{~V}_{\text {BIAS }}=3.3 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=50 \mathrm{~mA}, \mathrm{C}_{\text {IN }}=1 \mu \mathrm{~F}, \mathrm{C}_{\text {BIAS }}=1 \mu \mathrm{~F}, \mathrm{C}_{\text {SS }}=0.01 \mu \mathrm{~F}$, and $\mathrm{C}_{\text {out }}=10 \mu \mathrm{~F}$, unless otherwise noted.

V $_{\text {BIAS }}$ DROPOUT VOLTAGE vs
Iout AND TEMPERATURE $^{\left(T_{J}\right)}$


Figure 9.


Figure 11.


Figure 13.


Figure 10.
$V_{\text {IN }}$ PSRR vs FREQUENCY


Figure 12.


Figure 14.

## TYPICAL CHARACTERISTICS (continued)

At $\mathrm{T}_{J}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\text {OUT }}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {OUT(TYP) }}+0.3 \mathrm{~V}, \mathrm{~V}_{\text {BIAS }}=3.3 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=50 \mathrm{~mA}, \mathrm{C}_{\text {IN }}=1 \mu \mathrm{~F}, \mathrm{C}_{\text {BIAS }}=1 \mu \mathrm{~F}, \mathrm{C}_{\text {SS }}=0.01 \mu \mathrm{~F}$, and $\mathrm{C}_{\text {OUT }}=10 \mu \mathrm{~F}$, unless otherwise noted.

NOISE SPECTRAL DENSITY


Figure 15.


Figure 17.

NOISE SPECTRAL DENSITY


Figure 16.


Figure 18.


Figure 19.

## TYPICAL CHARACTERISTICS (continued)

At $\mathrm{T}_{J}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\text {OUT }}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{OUT}(\mathrm{TYP})}+0.3 \mathrm{~V}, \mathrm{~V}_{\text {BIAS }}=3.3 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=50 \mathrm{~mA}, \mathrm{C}_{\mathrm{IN}}=1 \mu \mathrm{~F}, \mathrm{C}_{\text {BIAS }}=1 \mu \mathrm{~F}, \mathrm{C}_{S S}=0.01 \mu \mathrm{~F}$, and $\mathrm{C}_{\text {OUT }}=10 \mu \mathrm{~F}$, unless otherwise noted.

SOFT-START CHARGING CURRENT (Iss)
vs TEMPERATURE


Figure 20.

LOW-LEVEL PG VOLTAGE vs PG CURRENT


Figure 21.

## TYPICAL CHARACTERISTICS (continued)

At $\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\text {OUT }}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {OUT(TYP) }}+0.3 \mathrm{~V}, \mathrm{~V}_{\text {BIAS }}=3.3 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=50 \mathrm{~mA}, \mathrm{C}_{\text {IN }}=1 \mu \mathrm{~F}, \mathrm{C}_{\text {BIAS }}=1 \mu \mathrm{~F}, \mathrm{C}_{\text {SS }}=0.01 \mu \mathrm{~F}$, and $\mathrm{C}_{\text {OUT }}=10 \mu \mathrm{~F}$, unless otherwise noted.

LOAD TRANSIENT RESPONSE


Figure 22.


Figure 24.


Figure 26.
$\mathrm{V}_{\text {BIAS }}$ LINE TRANSIENT (3A)


Figure 23.
TURN-ON RESPONSE


Figure 25.


Figure 27.

## APPLICATION INFORMATION

The TPS74401 belongs to a family of new generation ultra-low dropout regulators that feature soft-start and tracking capabilities. These regulators use a low current bias input to power all internal control circuitry, allowing the NMOS pass transistor to regulate very low input and output voltages.
The use of an NMOS-pass FET offers several critical advantages for many applications. Unlike a PMOS topology device, the output capacitor has little effect on loop stability. This architecture allows the TPS74401 to be stable with any or even no output capacitor. Transient response is also superior to PMOS topologies, particularly for low $\mathrm{V}_{\mathrm{IN}}$ applications.
The TPS74401 features a programmable, voltage-controlled soft-start circuit that provides a smooth, monotonic start-up and limits startup inrush currents that may be caused by large capacitive loads. A power-good (PG) output is available to allow supply monitoring and sequencing of other supplies. An enable (EN) pin with hysteresis and deglitch allows slow-ramping signals to be used for sequencing the device. The low $\mathrm{V}_{\mathbb{N}}$ and $\mathrm{V}_{\text {Out }}$ capability allows for inexpensive, easy-to-design, and efficient linear regulation between the multiple supply voltages often present in processor intensive systems.
Figure 28 illustrates a typical application circuit for the TPS74401 adjustable output device.
$R_{1}$ and $R_{2}$ can be calculated for any output voltage using the formula shown in Figure 28. Refer to Table 2 for sample resistor values of common output voltages. In order to achieve the maximum accuracy specifications, $\mathrm{R}_{2}$ should be $\leq 4.99 \mathrm{k} \Omega$.


Figure 28. Typical Application Circuit for the TPS74401 (Adjustable)

## INPUT, OUTPUT, AND BIAS CAPACITOR REQUIREMENTS

The device does not require any output capacitor for stability. If an output capacitor is needed, the device is designed to be stable for all available types and values of output capacitance. The device is also stable with multiple capacitors in parallel, of any type or value.

The capacitance required on the IN and BIAS pins strongly depends on the input supply source impedance. To counteract any inductance in the input, the minimum recommended capacitor for $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {BIAS }}$ is $1 \mu \mathrm{~F}$. If $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {BIAS }}$ are connected to the same supply, the recommended minimum capacitor for $\mathrm{V}_{\text {BIAS }}$ is $4.7 \mu \mathrm{~F}$. Good quality, low ESR capacitors should be used on the input; ceramic X5R and X7R capacitors are preferred. These capacitors should be placed as close the pins as possible for optimum performance.

## TRANSIENT RESPONSE

The TPS74401 was designed to have transient response within $5 \%$ for most applications without any output capacitor. In some cases, the transient response may be limited by the transient response of the input supply. This limitation is especially true in applications where the difference between the input and output is less than 300 mV . In this case, adding additional input capacitance improves the transient response much more than just adding additional output capacitance. With a solid input supply, adding additional output capacitance reduces undershoot and overshoot during a transient at the expense of a slightly longer $\mathrm{V}_{\text {OUT }}$ recovery time. Refer to Figure 22 in the Typical Characteristics section. Since the TPS74401 is stable without an output capacitor, many applications may allow for little or no capacitance at the LDO output. For these applications, local bypass capacitance for the device under power may be sufficient to meet the transient requirements of the application. This design reduces the total solution cost by avoiding the need to use expensive high-value capacitors at the LDO output.

Texas
Instruments

## DROPOUT VOLTAGE

The TPS74401 offers industry-leading dropout performance, making it well-suited for high-current low $\mathrm{V}_{\text {IN }}$ low $\mathrm{V}_{\text {OUT }}$ applications. The extremely low dropout of the TPS74401 allows the device to be used in place of a DC/DC converter and still achieve good efficiencies. This efficiency allows users to rethink the power architecture for their applications to achieve the smallest, simplest, and lowest cost solution.
There are two different specifications for dropout voltage with the TPS74401. The first specification (see Figure 29) is referred to as $V_{I N}$ Dropout and is for users that wish to apply an external bias voltage to achieve low dropout. This specification assumes that $V_{\text {BIAS }}$ is at least 1.62 V above $\mathrm{V}_{\text {OUT }}$, which is the case for $\mathrm{V}_{\text {BIAS }}$ when powered by a $3.3-\mathrm{V}$ rail with $5 \%$ tolerance and with $\mathrm{V}_{\text {OUT }}=1.5 \mathrm{~V}$. If $\mathrm{V}_{\text {BIAS }}$ is higher than $3.3 \mathrm{~V} \times 0.95$ or $\mathrm{V}_{\text {OUT }}$ is less than $1.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}$ dropout is less than specified.


Figure 29. Typical Application of the TPS74401 Using an Auxiliary Bias Rail

The second specification (see Figure 30) is referred to as $V_{\text {BIAS }}$ Dropout and is for users that wish to tie IN and BIAS together. This option allows the device to be used in applications where an auxiliary bias voltage is not available or low dropout is not required. Dropout is limited by BIAS in these applications because $\mathrm{V}_{\text {BIAS }}$ provides the gate drive to the pass FET and therefore must be 1.62 V above $\mathrm{V}_{\text {out }}$. Because of this usage, IN and BIAS tied together easily consume huge power. Pay attention not to exceed the power rating of the IC package.


Figure 30. Typical Application of the TPS74401 Without an Auxiliary Bias

## PROGRAMMABLE SOFT-START

The TPS74401 features a programmable, monotonic, voltage-controlled soft-start that is set with an external capacitor ( $\mathrm{C}_{\text {SS }}$ ). This feature is important for many applications because it eliminates power-up initialization problems when powering FPGAs, DSPs, or other processors. The controlled voltage ramp of the output also reduces peak inrush current during start-up, minimizing start-up transients to the input power bus.
To achieve a linear and monotonic soft-start, the TPS74401 error amplifier tracks the voltage ramp of the external soft-start capacitor until the voltage exceeds the internal reference. The soft-start ramp time depends on the soft-start charging current ( $\mathrm{I}_{\mathrm{ss}}$ ), the soft-start capacitance $\left(\mathrm{C}_{S S}\right)$, and the internal reference voltage ( $\mathrm{V}_{\text {REF }}$ ), and can be calculated using Equation 1:
$\mathrm{t}_{\mathrm{SS}}=\frac{\left(\mathrm{V}_{\mathrm{REF}} \times \mathrm{C}_{\mathrm{SS}}\right)}{\mathrm{I}_{\mathrm{SS}}}$
If large output capacitors are used, the device current limit ( $\mathrm{l}_{\mathrm{cL}}$ ) and the output capacitor may set the start-up time. In this case, the start-up time is given by Equation 2:
$\mathrm{t}_{\text {SSCL }}=\frac{\left(\mathrm{V}_{\text {OUT(NOM) }} \times \mathrm{C}_{\text {OUT }}\right)}{\mathrm{I}_{\text {CLIMIN })}}$
$\mathrm{V}_{\text {OUT(NOM) }}$ is the nominal set output voltage as set by the user, $\mathrm{C}_{\text {OUT }}$ is the output capacitance, and $\mathrm{I}_{\mathrm{CL}(\mathrm{MIN})}$ is the minimum current limit for the device. In applications where monotonic startup is required, the soft-start time given by Equation 1 should be set to be greater than Equation 2.

The maximum recommended soft-start capacitor is $0.015 \mu \mathrm{~F}$. Larger soft-start capacitors can be used and will not damage the device; however, the soft-start capacitor discharge circuit may not be able to fully discharge the soft-start capacitor when re-enabled. Soft-start capacitors larger than $0.015 \mu \mathrm{~F}$ could be a problem in applications where the user needs to rapidly pulse the enable pin and still requires the device to soft-start from ground. $\mathrm{C}_{s s}$ must be low-leakage; X7R, X5R, or C0G dielectric materials are preferred. Refer to Table 3 for suggested soft-start capacitor values.

## SEQUENCING REQUIREMENTS

The device can have $\mathrm{V}_{\mathrm{IN}}, \mathrm{V}_{\text {BIAS }}$, and $\mathrm{V}_{\text {EN }}$ sequenced in any order without causing damage to the device. However, for the soft-start function to work as intended, certain sequencing rules must be applied. Enabling the device after $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {BIAS }}$ are present is preferred, and can be accomplished using a digital output from a processor or supply supervisor. An analog signal from an external RC circuit, as shown in Figure 31, can also be used as long as the delay time is long enough for $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {BIAS }}$ to be present.


Figure 31. Soft-Start Delay Using an RC Circuit on Enable

If a signal is not available to enable the device after IN and BIAS, simply connecting EN to IN is acceptable for most applications as long as $\mathrm{V}_{\mathbb{I}}$ is greater than 1.1 V and the ramp rate of $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {BIAS }}$ is faster the set soft-start ramp rate. If the ramp rate of the input sources is slower than the set soft-start time, the output will track the slower supply minus the dropout voltage until it reaches the set output voltage. If EN is connected to BIAS, the device will soft-start as programmed provided that $\mathrm{V}_{\mathbb{I N}}$ is present before $\mathrm{V}_{\text {BIAS. }}$. If $\mathrm{V}_{\text {BIAS }}$ and $\mathrm{V}_{\text {EN }}$ are present before $\mathrm{V}_{\mathrm{IN}}$ is applied and the set soft-start time has expired then $V_{\text {OUt }}$ will track $\mathrm{V}_{\text {IN }}$.
NOTE: When $V_{\text {BIAS }}$ and $V_{E N}$ are present and $V_{I N}$ is not supplied, this device outputs approximately $50 \mu \mathrm{~A}$ of current from OUT. Although this condition will not cause any damage to the device, the output current may charge up the OUT node if total resistance between OUT and GND (including external feedback resistors) is greater than $10 \mathrm{k} \Omega$.

## OUTPUT NOISE

The TPS74401 provides low output noise when a soft-start capacitor is used. When the device reaches the end of the soft-start cycle, the soft-start capacitor serves as a filter for the internal reference. By using a $0.001-\mu \mathrm{F}$ soft-start capacitor, the output noise is reduced by half and is typically $19 \mu \mathrm{~V}_{\text {RMS }}$ for a $1.2-\mathrm{V}$ output ( 100 Hz to 100 kHz ). Because most of the output noise is generated by the internal reference, the noise is a function of the set output voltage. The RMS noise with a $0.001-\mu \mathrm{F}$ soft-start capacitor is given in Equation 3.
$\mathrm{V}_{\mathrm{N}}\left(\mu \mathrm{V}_{\text {RMS }}\right)=16\left(\frac{\mu \mathrm{~V}_{\text {RMS }}}{\mathrm{V}}\right) \times \mathrm{V}_{\text {OUT }}(\mathrm{V})$
The low output noise of the TPS74401 makes it a good choice for powering transceivers, PLLs, or other noise-sensitive circuitry.

## ENABLE/SHUTDOWN

The enable (EN) pin is active high and is compatible with standard digital signaling levels. $\mathrm{V}_{\mathrm{EN}}$ below 0.4 V turns the regulator off, while $\mathrm{V}_{\mathrm{EN}}$ above 1.1 V turns the regulator on. Unlike many regulators, the enable circuitry has hysteresis and deglitching for use with relatively slow-ramping analog signals. This configuration allows the TPS74401 to be enabled by connecting the output of another supply to the EN pin. The enable circuitry typically has 50 mV of hysteresis and a deglitch circuit to help avoid on-off cycling because of small glitches in the $\mathrm{V}_{\mathrm{EN}}$ signal.
The enable threshold is typically 0.8 V and varies with temperature and process variations. Temperature variation is approximately $-1 \mathrm{mV} /{ }^{\circ} \mathrm{C}$; therefore, process variation accounts for most of the variation in the enable threshold. If precise turn-on timing is required, a fast rise-time signal should be used to enable the TPS74401.
If not used, EN can be connected to either IN or BIAS. If $E N$ is connected to $I N$, it should be connected as close as possible to the largest capacitance on the input to prevent voltage droops on that line from triggering the enable circuit.

## POWER-GOOD (QFN Package Only)

The power-good (PG) pin is an open-drain output and can be connected to any 5.5 V or lower rail through an external pull-up resistor. This pin requires at least 1.1 V on $\mathrm{V}_{\text {BIAS }}$ in order to have a valid output. The PG output is high-impedance when $V_{\text {out }}$ is greater than $\mathrm{V}_{\text {IT }}+\mathrm{V}_{\text {HYS. }}$. If $\mathrm{V}_{\text {OUT }}$ drops below $\mathrm{V}_{\text {IT }}$ or if $\mathrm{V}_{\text {BIAS }}$ drops below 1.9 V , the open-drain output turns on and pulls the PG output low. The PG pin also asserts when the device is disabled. The recommended operating condition of PG pin sink current is up to 1 mA , so the
pull-up resistor for PG should be in the range of 10 $\mathrm{k} \Omega$ to $1 \mathrm{M} \Omega$. The pull-up resistor for PG should be in the range of $10 \mathrm{k} \Omega$ to $1 \mathrm{M} \Omega$. PG is only provided on the QFN package. If output voltage monitoring is not needed, the PG pin can be left floating.

## INTERNAL CURRENT LIMIT

The TPS 74401 features a factory-trimmed, accurate current limit that is flat over temperature and supply voltage. The current limit allows the device to supply surges of up to 3.5 A and maintain regulation. The current limit responds in about $10 \mu \mathrm{~s}$ to reduce the current during a short-circuit fault. Recovery from a short-circuit condition is well-controlled and results in very little output overshoot when the load is removed. See Figure 27 in the Typical Characteristics section for short-circuit recovery performance.

The internal current limit protection circuitry of the TPS74401 is designed to protect against overload conditions. It is not intended to allow operation above the rated current of the device. Continuously running the TPS74401 above the rated current degrades device reliability.

## THERMAL PROTECTION

Thermal protection disables the output when the junction temperature rises to approximately $+155^{\circ} \mathrm{C}$, allowing the device to cool. When the junction temperature cools to approximately $+140^{\circ} \mathrm{C}$, the output circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Activation of the thermal protection circuit indicates excessive power dissipation or inadequate heatsinking. For reliable operation, junction temperature should be limited to $+125^{\circ} \mathrm{C}$ maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least $+30^{\circ} \mathrm{C}$ above the maximum expected ambient condition of the application. This condition produces a worst-case junction temperature of $+125^{\circ} \mathrm{C}$ at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS74401 is designed to protect against overload conditions. It is not intended to replace proper heatsinking. Continuously running the TPS74401 into thermal shutdown degrades device reliability.

## LAYOUT RECOMMENDATIONS AND POWER DISSIPATION

An optimal layout can greatly improve transient performance, PSRR, and noise. To minimize the voltage droop on the input of the device during load transients, the capacitance on IN and BIAS should be connected as close as possible to the device. This capacitance also minimizes the effects of parasitic inductance and resistance of the input source and can therefore improve stability. To achieve optimal transient performance and accuracy, the top side of $\mathrm{R}_{1}$ in Figure 28 should be connected as close as possible to the load. If BIAS is connected to IN, it is recommended to connect BIAS as close to the sense point of the input supply as possible. This connection minimizes the voltage droop on BIAS during transient conditions and can improve the turn-on response.
Knowing the device power dissipation and proper sizing of the thermal plane that is connected to the tab or pad is critical to avoiding thermal shutdown and ensuring reliable operation. Power dissipation of the device depends on input voltage and load conditions, and can be calculated using Equation 4:
$P_{\mathrm{D}}=\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right) \times \mathrm{I}_{\text {OUT }}$
Power dissipation can be minimized and greater efficiency can be achieved by using the lowest possible input voltage necessary to achieve the required output voltage regulation.
The primary conduction path for heat is through the exposed pad or tab to the printed circuit board (PCB). The pad or tab can be connected to ground or be left floating; however, it should be attached to an appropriate amount of copper PCB area to ensure the device does not overheat. The maximum junction-to-ambient thermal resistance depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device, and can be calculated using Equation 5:
$R_{\text {өJA }}=\frac{\left(+125^{\circ} \mathrm{C}-\mathrm{T}_{\mathrm{A}}\right)}{\mathrm{P}_{\mathrm{D}}}$
Knowing the maximum $\mathrm{R}_{\theta \mathrm{JA}}$ and system air flow, the minimum amount of PCB copper area needed for appropriate heatsinking can be calculated using Figure 32 through Figure 34.


Figure 32. PCB Layout and Corresponding R $_{\theta \mathrm{JA}}$ Data, Buried Thermal Plane, No Vias Under Thermal Pad


Figure 33. PCB Layout and Corresponding $\mathbf{R}_{\theta \mathrm{JA}}$ Data, Buried Thermal Plane, Vias Under Thermal Pad


Figure 34. PCB Layout and Corresponding $\mathbf{R}_{\theta J A}$ Data, Top Layer Thermal Plane

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPS74401MRGWREP | ACTIVE | VQFN | RGW | 20 | 3000 | RoHS \& Green | NIPDAU | Level-2-260C-1 YEAR | -55 to 125 | $\begin{aligned} & \hline \text { TPS } \\ & 74401 \mathrm{EP} \\ & \hline \end{aligned}$ | Samples |
| V62/10611-01XE | ACTIVE | VQFN | RGW | 20 | 3000 | RoHS \& Green | NIPDAU | Level-2-260C-1 YEAR | -55 to 125 | TPS 74401EP | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS74401-EP :

- Catalog: TPS74401

NOTE: Qualified Version Definitions:

- Catalog - Tl's standard catalog product

TAPE AND REEL INFORMATION


TAPE DIMENSIONS


| A0 | Dimension designed to accommodate the component width |
| :--- | :--- |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPS74401MRGWREP | VQFN | RGW | 20 | 3000 | 330.0 | 12.4 | 5.3 | 5.3 | 1.5 | 8.0 | 12.0 | Q2 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPS74401MRGWREP | VQFN | RGW | 20 | 3000 | 356.0 | 356.0 | 35.0 |

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.


NOTES: (continued)
4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.


SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
EXPOSED PAD
75\% PRINTED COVERAGE BY AREA
SCALE: 15X

NOTES: (continued)
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other Tl intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated

