











LF347, LF347B

SLOS013C -MARCH 1987-REVISED MARCH 2016

## LF347, LF347B JFET-Input Quad Operational Amplifiers

### **Features**

Low Input Bias Current: 50 pA Typical

Low Input Noise Current: 0.01 pA/\(\sqrt{Hz}\) Typical

Low Total Harmonic Distortion

Low Supply Current: 8 mA Typical

Gain Bandwidth: 3 MHz Typical

High Slew Rate: 13 V/ms Typical

## **Applications**

Motor Integrated Systems: UPS

Drives and Control Solutions: AC Inverters and VF

Renewables: Solar Inverters

Pro Audio Mixers

Oscilloscopes

## 3 Description

The LF347 and LF347B devices are low-cost, highspeed, JFET-input operational amplifiers. They require low supply current yet maintain a large gainbandwidth product and a fast slew rate. In addition, their matched high-voltage JFET inputs provide very low input bias and offset current.

The LF347 and LF347B can be used in applications such as high-speed integrators, digital-to-analog converters, sample-and-hold circuits, and many other circuits.


The LF347 and LF347B devices are characterized for operation from 0°C to 70°C.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LF347D, LF347BD	SOIC (14)	8.65 mm × 3.91 mm
LF347N, LF347BN	PDIP (14)	19.30 mm × 6.35 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## Symbol (Each Amplifier)





## **Table of Contents**

1	Features 1		8.3 Feature Description	8
2	Applications 1		8.4 Device Functional Modes	8
3	Description 1	9	Application and Implementation	9
4	Revision History2		9.1 Application Information	9
5	Pin Configuration and Functions3		9.2 Typical Application	9
6	Specifications4	10	Power Supply Recommendations	10
•	6.1 Absolute Maximum Ratings 4	11	Layout	10
	6.2 ESD Ratings		11.1 Layout Guidelines	10
	6.3 Recommended Operating Conditions 4		11.2 Layout Example	11
	6.4 Thermal Information	12	<b>Device and Documentation Support</b>	12
	6.5 Electrical Characteristics: LF347 5		12.1 Documentation Support	12
	6.6 Electrical Characteristics: LF347B5		12.2 Related Links	12
	6.7 Switching Characteristics 6		12.3 Community Resources	12
	6.8 Typical Characteristics 6		12.4 Trademarks	12
7	Parameter Measurement Information 7		12.5 Electrostatic Discharge Caution	12
8	Detailed Description 8		12.6 Glossary	12
	8.1 Overview 8	13	Mechanical, Packaging, and Orderable	
	8.2 Functional Block Diagram 8		Information	12

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


### Changes from Revision B (August 1994) to Revision C

Page

Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and 



# 5 Pin Configuration and Functions



**Pin Functions** 

	PIN	1/0	DESCRIPTION
NO.	NAME	I/O	DESCRIPTION
1	1OUT	0	Output pin of amplifier 1
2	1IN-	I	Inverting input pin of amplifier 1
3	1IN+	1	Noninverting input pin of amplifier 1
4	V <sub>CC+</sub>	_	Positive Supply
5	2IN+	1	Noninverting input pin of amplifier 2
6	2IN-	1	Inverting input pin of amplifier 2
7	2OUT	0	Output pin of amplifier 2
8	3OUT	0	Output pin of amplifier 3
9	3IN-	1	Inverting input pin of amplifier 3
10	3IN+	I	Noninverting input pin of amplifier 3
11	V <sub>CC</sub> -	_	Negative Supply
12	4IN+	1	Noninverting input pin of amplifier 4
13	4IN-	I	Inverting input pin of amplifier 4
14	4OUT	0	Output pin of amplifier 4



## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC+</sub>	Supply voltage		18	V
V <sub>CC</sub> -	Supply voltage		-18	V
$V_{\text{ID}}$	Differential input voltage	-30	30	V
VI	Input voltage <sup>(2)</sup>	-15	15	V
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds		260	°C
TJ	Operating virtual junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
, Electi	rostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	\/
V <sub>(ESD)</sub> disch	arge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
T <sub>A</sub>	free-air temperature	0	70	°C
V <sub>CC+</sub>	Supply voltage	3.5	18	V
V <sub>CC</sub> -	Supply voltage	-3.5	-18	V
$V_{CM}$	Common-mode voltage	V <sub>CC</sub> - + 4	$V_{CC+}-4$	V
T <sub>A</sub>	Operating temperature	0	70	°C

## 6.4 Thermal Information

		LF347,		
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	N (PDIP)	UNIT
		14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	74.4	42.7	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	32.5	29.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	28.9	22.6	°C/W
ΨЈТ	Junction-to-top characterization parameter	3.7	13.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	28.6	22.5	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

<sup>2)</sup> Unless otherwise specified, the absolute maximum negative input voltage is equal to the negative power supply voltage.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 6.5 Electrical Characteristics: LF347

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
17	land offertuals as	V 0. D 40 10	25°C		5	10	\/
$V_{IO}$	Input offset voltage	$V_{IC} = 0$ , $R_S = 10 \text{ k}\Omega$	Full range <sup>(1)</sup>			13	mV
$\alpha_{VIO}$	Average temperature coefficient of input offset voltage	$V_{IC} = 0$ , $R_S = 10 \text{ k}\Omega$			18		μV/°C
	1	V 0	25°C		25	100	pA
I <sub>IO</sub>	Input offset current <sup>(2)</sup>	V <sub>IC</sub> = 0	70°C			4	nA
	L	V 0	25°C		50	200	pА
I <sub>IB</sub>	Input bias current <sup>(2)</sup>	V <sub>IC</sub> = 0	70°C			8	nA
.,	0 1 1 1 1	Lower limit of range		-11	-12		
$V_{ICR}$	Common-mode input voltage	Upper limit of range		11	15		V
V <sub>OM</sub>	Maximum peak output voltage swing	$R_L = 10 \text{ k}\Omega$		±12	±13.5		V
^	l ann ainmei differentiel celtere	V 40 V B 01-0	25°C	25	100		\//\/
$A_{VD}$	Large signal differential voltage	$V_O = \pm 10 \text{ V}, R_L = 2 \text{ k}\Omega$	Full range	15			V/mV
r <sub>i</sub>	Input resistance	T <sub>A</sub> = 25°C			10 <sup>12</sup>		Ω
CMRR	Common-mode rejection ratio	$R_S \le 2 k\Omega$		70	100		dB
k <sub>SVR</sub>	Supply-voltage rejection ratio	See (3)		70	100		dB
I <sub>CC</sub>	Supply current				8	11	mA

Full range is 0°C to 70°C.

### 6.6 Electrical Characteristics: LF347B

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
V	Input offset voltage	V -0 B -10 k0	$V_{IC} = 0, R_S = 10 \text{ k}\Omega$		3	5	mV
V <sub>IO</sub>	input onset voitage	$V_{IC} = 0, K_S = 10 \text{ K}2$	Full range <sup>(1)</sup>			7	IIIV
$\alpha_{\text{VIO}}$	Average temperature coefficient of input offset voltage	$V_{IC} = 0$ , $R_S = 10 \text{ k}\Omega$			18		μV/°C
	Input offset current <sup>(2)</sup>	V <sub>IC</sub> = 0	25°C		25	100	pА
I <sub>IO</sub>	input onset current.	V <sub>IC</sub> = 0	70°C			4	nA
	Input bias current <sup>(2)</sup>	V 0	25°C		50	200	рА
I <sub>IB</sub>	input bias current	V <sub>IC</sub> = 0	70°C			8	nA
V	Common mode input voltage	Lower limit of range	-11	-12		V	
V <sub>ICR</sub>	Common-mode input voltage	Upper limit of range		11	15		V
V <sub>OM</sub>	Maximum peak output voltage swing	R <sub>L</sub> = 10 kΩ		±12	±13.5		V
^	Large signal differential voltage	V .40 V B 2 k0	25°C	50	100		\//m\/
A <sub>VD</sub>	Large signal differential voltage	$V_O = \pm 10 \text{ V}, R_L = 2 \text{ k}\Omega$	Full range	25			V/mV
r <sub>i</sub>	Input resistance	T <sub>A = 25°C</sub>	T <sub>A = 25°C</sub>		10 <sup>12</sup>		Ω
CMRR	Common-mode rejection ratio	$R_{S \le 2 k\Omega}$		80	100		dB
k <sub>SVR</sub>	Supply-voltage rejection ratio	See (3)			100		dB
I <sub>CC</sub>	Supply current				8	11	mA

<sup>(1)</sup> Full range is 0°C to 70°C.

<sup>(2)</sup> Input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive. Pulse techniques must be used that will maintain the junction temperatures as close to the ambient temperature as possible.

<sup>(3)</sup> Supply-voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously.

<sup>(2)</sup> Input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive. Pulse techniques must be used that will maintain the junction temperatures as close to the ambient temperature as possible.

<sup>(3)</sup> Supply-voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously.




## 6.7 Switching Characteristics

 $V_{CC\pm} = \pm 15 \text{ V}, T_A = 25^{\circ}\text{C}$ 

	PARAMETER	TES	ST CONDITIONS	MIN	TYP	MAX	UNIT
SR	Slew rate at unity gain	V <sub>I</sub> = 10 V, C <sub>L</sub> = 100 pF,	$R_L = 2 k\Omega$ , See Figure 5	8	13		V/µs
B <sub>1</sub>	Unity-gain bandwidth				3		MHz
V <sub>O1</sub> / V <sub>O2</sub>	Crosstalk attenuation	f = 1 kHZ			120		dB
V	Equivalent input noise	R <sub>S</sub> = 20 Ω	f = 1 kHz		18		nV/√ <del>Hz</del>
V <sub>n</sub>	voltage	$R_S = 20 \Omega$	f = 10 Hz to 10 kHz		4		μV
In	Equivalent input noise current	$R_S = 20 \Omega$ ,	f = 1 kHz		0.01		pA/√ <del>Hz</del>

## 6.8 Typical Characteristics





## 7 Parameter Measurement Information




Figure 5. Unity-Gain Amplifier




## 8 Detailed Description

#### 8.1 Overview

The LF347 is a JFET-input operational amplifier with low input bias and offset currents and fast slew rate. Each amplifier features JFET inputs (for high input impedance) coupled with bipolar output stages integrated on a single monolithic chip. The output is protected against shorts due to the resistive  $200-\Omega$  output impedance.

### 8.2 Functional Block Diagram



## 8.3 Feature Description

#### 8.3.1 Slew Rate

The slew rate is the rate at which an operational amplifier can change its output when there is a change on the input. These devices have a 13-V/µs slew rate.

## 8.4 Device Functional Modes

These devices are powered on when the supply is connected. This device can be operated as a single-supply operational amplifier or dual-supply amplifier depending on the application.

Submit Documentation Feedback

Copyright © 1987–2016, Texas Instruments Incorporated



## **Application and Implementation**

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The LF347 has four independent amplifiers that have very low input bias current which allow using higher resistance resistors in the feedback network. The upper input common mode range typically goes to the positive supply rail. The lower common mode range does not include the negative supply rail; it must be at least 4-V greater. Output resistance is 200  $\Omega$  to protect the device from accidental shorts.

## 9.2 Typical Application

A typical application for an operational amplifier is an inverting amplifier. This amplifier takes a positive voltage on the input, and makes it a negative voltage of the same magnitude. In the same manner, it also makes negative voltages positive.




Figure 6. Inverting Amplifier

#### 9.2.1 Design Requirements

The supply voltage must be chosen such that it is larger than the input voltage range and output range. For instance, this application scales a signal of ±0.5 V to ±1.8 V. Setting the supply at ±12 V is sufficient to accommodate this application.

#### 9.2.2 Detailed Design Procedure

Copyright © 1987-2016, Texas Instruments Incorporated

Determine the gain required by the inverting amplifier:

$$A_{V} = \frac{VOUT}{VIN}$$

$$A_{V} = \frac{1.8}{1.8} - 3.6$$
(1)

 $A_V = \frac{1.8}{-0.5} = -3.6$ (2)

When the desired gain is determined, choose a value for RI or RF. Choosing a value in the  $k\Omega$  range is desirable because the amplifier circuit uses currents in the milliamp range. This ensures the part does not draw too much current. For this example, choose 10 k $\Omega$  for RI which means 36 k $\Omega$  is used for R, as determined by Equation 3.

$$A_{V} = -\frac{RF}{RI} \tag{3}$$



## **Typical Application (continued)**

### 9.2.3 Application Curve




Figure 7. Input and Output Voltages of the Inverting Amplifier

## 10 Power Supply Recommendations

#### **CAUTION**

Supply voltages larger than 36 V for a single-supply or outside the range of ±18 V for a dual-supply can permanently damage the device (see *Absolute Maximum Ratings*).

Place the 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see *Layout Example*.

## 11 Layout

## 11.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole, as well as the
  operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low impedance
  power sources local to the analog circuitry.
  - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective
  methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
  A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital
  and analog grounds, paying attention to the flow of the ground current. For more detailed information, see the
  chapter extract, Circuit Board Layout Techniques (SLOA089).
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If
  it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as
  opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping RF and RG close to the inverting

O Submit Documentation Feedback

Copyright © 1987–2016, Texas Instruments Incorporated



## **Layout Guidelines (continued)**

input minimizes parasitic capacitance, as shown in Layout Example.

- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

## 11.2 Layout Example




Figure 8. Operational Amplifier Board Layout for Noninverting Configuration




Figure 9. Operational Amplifier Schematic for Noninverting Configuration



## 12 Device and Documentation Support

### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation, see the following Circuit Board Layout Techniques, SLOA089

#### 12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LF347	Click here	Click here	Click here	Click here	Click here
LF347B	Click here	Click here	Click here	Click here	Click here

## 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

## 12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 10-Oct-2023

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LF347BD	LIFEBUY	SOIC	D	14	50	RoHS & Green	(6) NIPDAU	Level-1-260C-UNLIM	0 to 70	LF347B	
LF347BDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LF347B	Samples
LF347BN	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	LF347BN	Samples
LF347D	LIFEBUY	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LF347	
LF347DG4	LIFEBUY	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LF347	
LF347DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LF347	Samples
LF347DRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LF347	Samples
LF347N	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	LF347N	Samples
LF347NE4	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	LF347N	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 10-Oct-2023

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Oct-2023

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LF347BDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LF347DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LF347DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



www.ti.com 25-Oct-2023




## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LF347BDR	SOIC	D	14	2500	340.5	336.1	32.0
LF347DR	SOIC	D	14	2500	356.0	356.0	35.0
LF347DR	SOIC	D	14	2500	340.5	336.1	32.0

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Oct-2023

## **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LF347BD	D	SOIC	14	50	507	8	3940	4.32
LF347BN	N	PDIP	14	25	506	13.97	11230	4.32
LF347BN	N	PDIP	14	25	506	13.97	11230	4.32
LF347BN	N	PDIP	14	25	506	13.97	11230	4.32
LF347D	D	SOIC	14	50	507	8	3940	4.32
LF347DG4	D	SOIC	14	50	507	8	3940	4.32
LF347N	N	PDIP	14	25	506	13.97	11230	4.32
LF347N	N	PDIP	14	25	506	13.97	11230	4.32
LF347N	N	PDIP	14	25	506	13.97	11230	4.32
LF347NE4	N	PDIP	14	25	506	13.97	11230	4.32
LF347NE4	N	PDIP	14	25	506	13.97	11230	4.32
LF347NE4	N	PDIP	14	25	506	13.97	11230	4.32

## D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated