

# 26V, 1A, 600kHz, High-Efficiency, Synchronous, Step-Down Converter

#### DESCRIPTION

The MP2317 is a high-efficiency, synchronous, rectified, step-down, switch-mode converter with built-in internal power MOSFETs. It offers a very compact solution that achieves 1A of continuous output current with excellent load and line regulation over a wide input supply range.

The MP2317's switching edge is optimized for low EMI. SW anti-ringing is employed to address high-frequency radiation EMI issues.

Full protection features include over-current protection (OCP) and thermal shutdown.

The MP2317 requires a minimum number of readily available, standard, external components and is available in a space-saving, 6-pin, TSOT23 package.

#### **FEATURES**


- Wide 7.5V to 26V Operating Input Range
- 1A Load Current
- $100m\Omega/50m\Omega$  Low  $R_{DS(ON)}$  Internal Power MOSFETs
- Internal Power-Save Mode for Light Load
- 600kHz Fixed Switching Frequency at CCM
- Optimized for Low EMI
- Internal Soft Start
- Over-Current Protection (OCP) and Hiccup
- Thermal Shutdown
- Output Adjustable from 3.3V
- Available in a TSOT23-6 Package

#### **APPLICATIONS**


- Stand-By Power Supply
- White Goods
- Flat-Panel Television and Monitors

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

#### TYPICAL APPLICATION



## Efficiency vs. Output Current





## **ORDERING INFORMATION**

Part Number*	Package	Top Marking	
MP2317GJ	TSOT23-6	See Below	

<sup>\*</sup> For Tape & Reel, add suffix –Z (e.g. MP2317GJ–Z)


## **TOP MARKING**

| AQRY

AQR: Product code of MP2317GJ

Y: Year code

## **PACKAGE REFERENCE**





## 

Thermal Resistance (4)	$oldsymbol{ heta}_{JA}$	$oldsymbol{ heta}_{JC}$	
TSOT23-6	100	55	°C/W

#### NOTES:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub> (MAX), the junction-to-ambient thermal resistance θ<sub>JA</sub>, and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub> (MAX) = (T<sub>J</sub> (MAX)-T<sub>A</sub>)/θ<sub>JA</sub>. Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.



## **ELECTRICAL CHARACTERISTICS**

 $V_{IN}$  = 12V,  $T_J$  = -40°C to 125°C<sup>(5)</sup>, unless otherwise noted. Typical value is based on the average value when  $T_J$  = 25°C.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Supply current (quiescent)	Iq	V <sub>FB</sub> = 1V		150		μΑ
HS switch-on resistance	HS <sub>RDS-ON</sub>	V <sub>BST-SW</sub> = 4V		100		mΩ
LS switch-on resistance	$LS_{RDS\text{-}ON}$	VCC = 4V		50		mΩ
Switch leakage	$SW_{LKG}$				1	μΑ
Current limit	I <sub>LIMIT</sub>	Duty cycle = 40%, T <sub>J</sub> = 25°C	1.4	2.2	3	Α
Oscillator frequency	$f_{SW}$	V <sub>FB</sub> = 750mV	500	600	700	kHz
Foldback frequency	$f_{FB}$	V <sub>FB</sub> = 200mV		0.2		$f_{SW}$
Maximum duty cycle	$D_MAX$	V <sub>FB</sub> = 750mV		93		%
Minimum on time <sup>(6)</sup>	$T_{ON\ MIN}$			90		ns
Feedback voltage	$V_{FB}$		775	791	807	mV
Feedback current	$I_{FB}$	V <sub>FB</sub> = 820mV		10	50	nA
V <sub>IN</sub> under-voltage lockout threshold rising	$INUV_{Vth}$		5.2	6.3	7.5	V
V <sub>IN</sub> under-voltage lockout threshold hysteresis	$INUV_{HYS}$			500		mV
VCC regulator	$V_{CC}$			4		V
VCC load regulation		I <sub>CC</sub> = 5mA		1.5		%
Soft-start period	$T_{SS}$	10% to 90%	0.8	1.5	2.2	ms
Thermal shutdown <sup>(6)</sup>	T <sub>SD</sub>			150		°C
Thermal hysteresis <sup>(6)</sup>	T <sub>SD HYS</sub>			20		°C

#### NOTES:


<sup>5)</sup> Not tested in production and guaranteed by over-temperature correlation.

<sup>6)</sup> Guaranteed by design and characterization test.



#### TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{IN}$  = 12V,  $V_{OUT}$  = 5V, L = 10 $\mu$ H,  $T_A$  = 25°C, unless otherwise noted.






## TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $V_{IN}$  = 12V,  $V_{OUT}$  = 5V, L = 10 $\mu$ H,  $T_A$  = 25°C, unless otherwise noted.


#### Bode Plot I<sub>OUT</sub>=1A







## TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $V_{IN}$  = 12V,  $V_{OUT}$  = 5V, L = 10 $\mu$ H,  $T_A$  = 25°C, unless otherwise noted.







© 2016 MPS. All Rights Reserved.



## **PIN FUNCTIONS**

Package Pin #	Name	Description
1	IN	<b>Supply voltage.</b> The MP2317 operates from a +7.5V to +26V input rail. C1 is needed to decouple the input rail. Connect using wide PCB traces.
2	SW	Switch output. Connect using wide PCB traces.
3	GND	<b>System ground.</b> GND is the reference ground of the regulated output voltage. GND requires special consideration during PCB layout. Connect GND with copper traces and vias.
4	BST	<b>Bootstrap.</b> Connect a capacitor between SW and BST to form a floating supply across the high-side switch driver.
5	VCC	Internal LDO output. Decouple VCC with a 0.1µF - 0.22µF capacitor. VCC can be biased by an external 5V output voltage through a diode.
6	FB	<b>Feedback</b> . An external resistor divider from the output to GND tapped to FB sets the output voltage. To prevent a current-limit runaway during a short-circuit fault condition, the frequency foldback comparator lowers the oscillator frequency when the FB voltage is below 396mV.



#### **BLOCK DIAGRAM**




Figure 1: Functional Block Diagram



#### **OPERATION**

The MP2317 is a high-frequency, synchronous, rectified, step-down, switch-mode converter with built-in, internal power MOSFETs. It offers a very compact solution that achieves 1A of continuous output current with excellent load and line regulation over a wide input supply range.

The MP2317 operates in a fixed-frequency, peak-current-control mode to regulate the output voltage. A pulse width modulation (PWM) cycle is initiated by the internal clock. The integrated high-side power MOSFET (HSFET) turns on and remains on until its current reaches the value set by the COMP voltage ( $V_{\text{COMP}}$ ). When the power switch is off, it remains off until the next clock cycle begins. If the current in the power MOSFET does not reach the current value set by COMP within 93% of one PWM period, the power MOSFET is forced off.

#### Internal VCC Regulator

Most of the internal circuitries are powered by the internal VCC regulator. This regulator takes the  $V_{\text{IN}}$  input and operates in the full  $V_{\text{IN}}$  range. When  $V_{\text{IN}}$  is greater than its UVLO rising threshold, the output of the regulator is in full regulation. When  $V_{\text{IN}}$  is lower than its UVLO falling threshold, the internal VCC regulator shuts off. A 0.1µF ceramic capacitor is required for decoupling.

#### **Error Amplifier (EA)**

The error amplifier compares the FB voltage with the internal 0.791V reference (REF) and outputs a COMP voltage, which is used to control the power MOSFET current. The optimized internal compensation network minimizes the external component counts and simplifies the control loop design.

#### **AAM Operation**

The MP2317 uses advanced asynchronous modulation (AAM) power-save mode for light loads. The AAM voltage is set at 0.4V internally. Under heavy-load conditions,  $V_{\text{COMP}}$  is higher than  $V_{\text{AAM}}$ . When the clock goes high, the HS-FET turns on and remains on until  $V_{\text{ILsense}}$  reaches the value set by  $V_{\text{COMP}}$ . The internal clock resets whenever  $V_{\text{COMP}}$  is higher than  $V_{\text{AAM}}$ .

Under light-load conditions, the value of  $V_{COMP}$  is low. When  $V_{COMP}$  is less than  $V_{AAM}$ , and  $V_{FB}$  is less than  $V_{REF}$ ,  $V_{COMP}$  ramps up until it exceeds  $V_{AAM}$ . During this time, the internal clock is blocked, and the MP2317 skips some pulses for pulse frequency modulation (PFM) mode and achieves light-load power save.




Figure 2: Simplified AAM Control Logic

#### Under-Voltage Lockout (UVLO)

Under-voltage lockout (UVLO) is implemented to protect the chip from operating at an insufficient supply voltage. The UVLO comparator monitors the input voltage. When the input voltage is higher than the UVLO rising threshold, the MP2317 powers up and shuts off when the input voltage is lower than the UVLO falling threshold. It has non-latch protection.

#### Internal Soft Start (SS)

The soft start (SS) is implemented to prevent the converter output voltage from overshooting during start-up. When the chip starts up, the internal circuitry generates a soft-start voltage that ramps up from 0V. The soft-start period lasts until the voltage on the soft-start capacitor exceeds the 0.791V reference voltage. At this point, the reference voltage takes over. The soft-start time is set to be around 1.5ms internally from 10% to 90% of V<sub>OUT</sub>.

#### Over-Current Protection (OCP) and Hiccup

The MP2317 employs a cycle-by-cycle over-current limit when the inductor current peak value exceeds the set current-limit threshold. Meanwhile, the output voltage starts to drop until FB is below the under-voltage (UV) threshold, typically 50% below the reference. Once UV is triggered, the MP2317 enters hiccup mode to restart the part periodically. This protection mode is especially useful when the output is dead-shorted to ground. The average short-circuit current is greatly reduced to alleviate thermal issues and to protect the regulator. The MP2317 exits hiccup mode once the over-current condition is removed.



#### Thermal Shutdown

Thermal shutdown prevents the chip from operating at exceedingly high temperatures. When the silicon die temperature is higher than 150°C, the entire chip shuts down. When the temperature is below its lower threshold, typically 130°C, the chip is enabled again.

#### Floating Driver and Bootstrap Charging

The floating power MOSFET driver is powered by an external bootstrap capacitor. This floating driver has its own UVLO protection. This UVLO's rising threshold is 2.2V with a hysteresis of 150mV. The bootstrap capacitor voltage is regulated internally by  $V_{\text{IN}}$  through D1, C3, L1, and C2 (see Figure 3). If  $V_{\text{IN}}$  -  $V_{\text{SW}}$  is more than 4V, U2 regulates M3 to maintain a 4V BST voltage across C3.




Figure 3: Internal Bootstrap Charging

#### Circuit Start-Up and Shutdown

If  $V_{\text{IN}}$  is higher than its UVLO threshold, the chip starts up. The reference block starts first, generating a stable reference voltage and current, and then the internal regulator is enabled. The regulator provides a stable supply for the remaining circuitries.

In the shutdown procedure, the signaling path is first blocked to prevent any fault triggering.  $V_{\text{COMP}}$  and the internal supply rail are then pulled down. The floating driver is not subject to this shutdown command.



#### APPLICATION INFORMATION

#### **Setting the Output Voltage**

The external resistor divider is used to set the output voltage (see the Typical Application on page 1). The feedback resistor (R1) also sets the feedback loop bandwidth with the external compensation capacitor. Calculate R2 with Equation (1):

$$R2 = \frac{R1}{\frac{V_{out}}{0.791V} - 1}$$
 (1)

Table 1 lists the recommended resistor values for common output voltages.

Table 1: Resistor Selection for Common Output Voltages

V <sub>OUT</sub> (V) R1 (kΩ)		R2 (kΩ)	Lo (µH)		
3.3	80.6	25.5	10		
5	80.6	15	10		

#### Selecting the Inductor

A 1 $\mu$ H to 22 $\mu$ H inductor with a DC current rating at least 25% percent higher than the maximum load current is recommended for most applications. For highest efficiency, the inductor DC resistance should be less than 30m $\Omega$ . For most designs, the inductance value can be derived from Equation (2):

$$L_{1} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_{I} \times f_{OSC}}$$
 (2)

Where  $\Delta I_{L}$  is the inductor ripple current.

Choose the inductor current to be approximately 30% of the maximum load current. The maximum inductor peak current can be calculated with Equation (3):

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_L}{2}$$
 (3)

Under light-load conditions below 100mA, a larger inductance is recommended for improved efficiency.

### Selecting the Input Capacitor

The input current to the step-down converter is discontinuous, and therefore requires a capacitor to supply AC current to the step-down converter while maintaining the DC input voltage. For best performance, use low ESR capacitors. Ceramic capacitors with X5R or

X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. For most applications, a 22µF capacitor is sufficient.

Since the input capacitor (C1) absorbs the input switching current, it requires an adequate ripple current rating. The RMS current in the input capacitor can be estimated with Equation (4):

$$I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}}} \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
 (4)

The worst-case condition occurs at  $V_{IN} = 2V_{OUT}$ , shown in Equation (5):

$$I_{C1} = \frac{I_{LOAD}}{2} \tag{5}$$

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, a small, high-quality ceramic capacitor (i.e.:  $1\mu F$ ) should be placed as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide a sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple caused by capacitance can be estimated with Equation (6):

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_{S} \times C1} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
 (6)

#### Selecting the Output Capacitor

The output capacitor (C2) is required to maintain the DC output voltage. Ceramic, tantalum, or low ESR electrolytic capacitors are recommended. For best results, use low ESR capacitors to keep the output voltage ripple low. The output voltage ripple can be estimated with Equation (7):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{S}} \times L_{1}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times \left(R_{\text{ESR}} + \frac{1}{8 \times f_{\text{S}} \times C2}\right)$$
 (7)

Where  $L_1$  is the inductor value and  $R_{\text{ESR}}$  is the equivalent series resistance (ESR) value of the output capacitor.



For ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance, which mainly causes the output voltage ripple. For simplification, the output voltage ripple can be estimated with Equation (8):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{S}}^2 \times L_1 \times C2} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \tag{8}$$

In the case of tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated with Equation (9):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{S}} \times L_{\text{1}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times R_{\text{ESR}}$$
 9)

The characteristics of the output capacitor also affect the stability of the regulation system. The MP2317 can be optimized for a wide range of capacitance and ESR values.

#### **External Bootstrap Diode**

An optional, external diode may enhance the efficiency of the regulator. The conditions of the external diode are applied when the output voltage is 5V.

In this case, it is recommended to connect an external BST diode from  $V_{\text{OUT}}$  to BST (see Figure 4).




Figure 4: Optional External Bootstrap Diode Added to Enhance Efficiency

#### **External VCC Diode**

When  $V_{OUT}$  is 5V, an external optional diode from  $V_{OUT}$  to VCC may enhance the efficiency of the regulator (see Figure 5).




Figure 5: Optional External Diode Added to Enhance Efficiency




## PCB Layout Guidelines (7)

Efficient PCB layout is critical for stable operation. For best results, refer to Figure 6 and follow the guidelines below.


- 1. Keep the connection of the input ground and GND as short and wide as possible.
- Connect the ground of the VCC capacitor to the IC's GND through multiple vias or wide traces.
- 3. Keep the connection of the input capacitor and IN as short and wide as possible.
- 4. Ensure that all feedback connections are short and direct.
- Place the feedback resistors and compensation components as close to the chip as possible.
- 6. Route SW away from sensitive analog areas such as FB.

#### NOTE:

 The recommended layout is based on Figure 8: Typical Application Circuit.



**Top Layer** 



Bottom Layer Figure 6: Recommended PCB Layout

#### **Design Example**

Table 2 is a design example following the application guidelines for the specifications below:

**Table 2: Design Example** 

V <sub>IN</sub>	12V
V <sub>out</sub>	5V
l <sub>o</sub>	1A

The detailed application schematics are shown in Figure 7 and Figure 8. The typical performance and circuit waveforms are shown in the Typical Performance Characteristics section. For more device applications, please refer to the related evaluation board datasheets.



## TYPICAL APPLICATION CIRCUITS




Figure 7: 3.3V/1A Output






Figure 8: 5V/1A Output



#### **PACKAGE INFORMATION**


#### **TSOT23-6**






#### **TOP VIEW**


**RECOMMENDED LAND PATTERN** 





**FRONT VIEW** 

**SIDE VIEW** 



#### **NOTE:**

- 1) ALL DIMENSIONS ARE IN MILLIMETERS
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH PROTRUSION OR GATE BURR
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION
- 4) LEAD COPLANARITY(BOTTOM OF LEADS AFTER FORMING SHALL BE 0.10 MILLIMETERS MAX
- 5) DRAWING CONFORMS TO JEDEC MO193, VARIATION AB
- 6) DRAWING IS NOT TO SCALE
- 7) PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO RIGHT, (SEE EXAMPLE TOP MARK)

DETAIL "A"

**NOTICE:** The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.